

Compal Confidential

YOGA Gloria 14" & 15" DIS M/B Schematics Document

Intel KabyLake U Processor with DDR4
N16S-GTR-S(940) (23x23mm)

2016-6-6

LA-D471P


REV : 2 . 0

Part Number	Description
DAZLH00100	PCB BIUY2 LA-D471P LS-D471P/D472/D473 02

PCB®

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-D471P	2.0
				Date: Thursday, October 20, 2016	Sheet 1 of 53


YOGA Gloria 14" & 15"



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
C	LA-D471P	Monday, June 06, 2016		2 of 53	2.0

BOM Structure Table

Item	BOM Structure
For 2+3E power	23E@
For Camera	CMOS@
For DIS	DIS@
For UMA	UMA@
For GPU GC6	GC6@
No GPU GC6	NOGC6@
For Keyboard backlight	KBL@
No Keyboard backlight	NOKBL@
For Thermal sensor	EX_THM@
For RF	RF@
For EMI	EMI@
No EMI	@EMI@
For ESD	ESD@
No ESD	@ESD@
Connector	ME@
For Test Point	TP@
For PCB	PCB@
For Hynix Memory	H2G@
For Samsung Memory	S2G@
For Micron Memory	M2G@
For VARM X76	GM_X76@
For Finger Print (only 15)	FP@
for KBL platform	KB_L@
for SKL platform	SKL@
For 15" ESD_FP	@ESD_FP@
For UHD	UHD@



Voltage Rails

power plane	state	B+	+5VALW +3VALW +1.8VALW +1.0VALW	+1.2V +2.5V	+5VS +3VS +1.0VS_VCCOPC +VCCORE +VCCGT +1.0V_VCCST +1.0VS_VCCIO +1.8VS +0.6VS
S0	○	○	○	○	○
S3	○	○	○	○	X
S5 S4/AC	○	○	X	X	X
S5 S4/ Battery only	○	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X

EC SM Bus1 address EC SM Bus2 address EC SM Bus4 address

Device	Address	Device	Address	Device	Address
Smart Battery	0001 011x 16h	NC17718w	1001 100x 98h	BMA250E AL3010	0001 100x 18h 0001 110X 1Ch

PCH SM Bus address

Device	Address
DDR_IDIMM1 Touch Pad	1010 000x A0h

SMBUS Control Table

	SOURCE	VGA	BATT	CHARGER	SODIMM	Thermal Sensor	TP	PCH	G-SENSOR	L-SENSOR
SMB_EC_CK1	NECP388 +3VALW	X	V +3VALW	V +19V_VIN	X	X	X	X	X	X
SMB_EC_DA1	NECP388 +3VS	X	V +3VGS	X	X	V +3VS	X	V +3VS	X	X
SMB_EC_CK2	NECP388 +3VS	X	X	X	X	X	X	V +3VS	X	X
SMB_EC_CK3	NECP388 +3VS	X	X	X	X	X	X	V +3VS	X	X
SMB_EC_CK4	NECP388 +3VS	X	X	X	X	X	X	V +3VS	V +3VS	V +3VS
PCH_SMB_CLK	PCH +3VS	X	X	X	V +3VS	X	V +3VS	X	X	X
PCH_SMB_DATA										

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vinafix

USB 2.0 Port Table

Port	External USB Port
1	
2	USB2/3 MB(IO_Port2)
3	USB2/3 MB(IO_Port1)
4	
5	Camera
6	
7	NGFF WLAN+BT

USB 3.0 Port Table

Port	External USB Port
1	
2	USB2/3 MB(IO_Port2)
3	USB2/3 MB(IO_Port1)
4	
5	
6	

SATA Port Table


Port	External SATA Port
0	SSD
1	

PCIe Port Table

Port	Lane	Device
1	1	
2	2	
3	3	GPU
4	4	
5		
6		NGFF WLAN+BT
7		
8		
9		CardReader
10		

BIVS3/ VE3 -PowerMap_SKL-U22_DDR3L_Volume_NON CS]

AAKOS Schematic: LA-C011PR01_1028A.DSH








G3->S0

S0->S3/DS3

S0/DS3->S0

S0->S5











- UC1 SA0000A3700 S IC FJ8067702739739 QLDM H0 2.5G C38 6_7200U@
- UC1 SA0000A3400 S IC FJ8067702739740 OLDN H0 2.7G BGA 17_7500U@
- UC1 SA0000A3800 S IC FJ8067702739738 QLDP H0 2.4G C38 6_7100U@

Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	SA0000A3700 S IC FJ8067702739739 QLDM H0 2.5G C38 6_7200U@
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer Number LA-D471P
Date: Monday, June 06, 2016				Rev 2.0
Sheet 6 of 53				

Interleaved Memory





Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	SKL-U(2/12)DDR3L
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date: Monday, June 06, 2016 Sheet 7 of 53	
Custom	LA-D471P	2.0		




SMB0ALERT# (Internal Pull Down):
eSPI or LPC
0 = LPC is selected for EC ==> Default
1 = eSPI is selected for EC

SMB
 (Link to DDR, TP)




SML1
 (Link to EC, DGPU, Thermal Sensor)



Follow 543016_SKL_U_Y_PDG_0_9



Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	SKL-U(3/12)SPI,SMB,LPC,ESPI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D471P
				Date: Monday, June 06, 2016	Rev 2.0
				Sheet 8 of 53	




SPKR (Internal Pull Down):













TOP Swap Override

0 = Disable TOP Swap mode. ==> Default



1 = Enable TOP Swap Mode.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	SKL-U(4/12)HDA,EMMC,SDIO,CSI2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D471P
Date:	Monday, June 06, 2016	Sheet	9 of 53	Rev	2.0



Follow 546765_2014WW48_Skylake_MOW_Rev_1_0
 Stuff 2.7k oh rRC35 PUF or Skylake U
 Stuff 60.4 oh rRC110 Pdf or CannonLake U



Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 2.0
Date: Monday, June 06, 2016				Sheet 10 of 53

Compal Electronics, Inc.
SKL-U(S/I2)CLK,PM,GPIO
LA-D471P

GSPI0_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default








1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is used when running ITP/XDP.

GSPI1_MOSI (Internal Pull Down):

Boot BIOS Strap Bit

0 = SPI Mode ==> Default

1 = LPC Mode




TO DGPU

Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	SKL-U(6/12)GPIO,I2C,GSPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 2.0
Date:	Monday, June 06, 2016	Sheet	11 of 53	LA-D471P




When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.





Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	SKL-U(7/12)PCIE,USB,SATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D471P
				Date:	Monday, June 06, 2016
				Sheet	12 of 53
				Rev	2.0



+1.0VALW TO +1.0V_VCCST



+1.8VALW TO +1.8VS





+1.0VALW TO +1.0VS_VCCIO








change package of 1U from 0201 to 0402

change package of 1U from 0201 to 0402


change package of 10U from 0402 to 0603




Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(8/12)Power	
Size	Document Number	Date		Rev	
Custom	LA-D471P	Monday, June 06, 2016		2.0	
Sheet 13 of 53					





Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	SKL-U(9/12)Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 2.0
Date: Monday, June 06, 2016				Sheet 14 of 53






For CPU 23e SKU





For CPU GT3 SKU




Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	2.0
				LA-D471P	
				Date:	Monday, June 06, 2016
				Sheet	15 of 53



Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(11/12)GND	
Size	Document Number	Date		Rev	2.0
Custom	LA-D471P	Monday, June 06, 2016		Sheet	16 of 53




Follow 544669_SKL_U_DDR3L_RVP7_schematic_rev1.0
 Stuff 100K RC99 for CannonLake U
 Un-stuff 100K RC99 for SkyLake U






Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port
	0 : Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(12/12)CFG,RSVD	
Size Custom	Document Number	Rev		2.0	
LA-D471P		Date:		Monday, June 06, 2016 Sheet 17 of 53	







Layout Note: Place near JDIMM1

Note: Check voltage tolerance of VREF_DQ at the DIMM socket



Reverse Type
2-3A to 1 DIMMs/channel



Interleaved Memory


Security Classification	2015/07/27		Compal Secret Data		2016/07/27		Title	Compal Electronics, Inc.		
Issued Date	Deciphered Date							Doc Number	DDR4 DIMM	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Rev	2.0	
Date:	Monday, June 05, 2016		Sheet	18		of		53		

Table 3-16. PEX_IOVDD/Q Power Rail Combined


GPU part#	Capacitor Type	Capacitor Value	Footprint	Population	Location
GB2-64	1.0 µF	X6S	0402	1	Under GPU
GB2-64	4.7 µF	X6S	0603	1	Near GPU
	10 µF	X5R	0805	1	Midway between GPU and Power Supply
	22 µF	X5R	0805	1	Midway between GPU and Power Supply
GB4B-128	1.0 µF	X6S	0402	4	Under GPU
GB3B-128	4.7 µF	X6S	0603	2	Near GPU
	10 µF	X5R	0805	4	Midway between GPU and Power Supply
	22 µF	X5R	0805	4	Midway between GPU and Power Supply

PCIe CLK
(From PCH CLKOUT)




PCIe X4 Bus
(Link to CPU Port 1-4)



Reset Control



CLK_REQ



To POWER
trace width: 16mils
differential voltage sensing.
differential signal routing.

Security Classification	Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
				LA-D471P
				Rev 2.0
				Date: Monday, June 06, 2016 Sheet 19 of 93














Table 3-33. SP_PLLVDD Power Rail Filtering¹

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2-64	SP_PLLVDD	0.1 µF	X7R	0402	1 per ball
GB2B-64	(+ VID_PLLVDD) ¹	10 µF	X5R	0603	Near GPU
GB4B-128		47 µF	X5R	0805	Near GPU
GB3B-256					
		Bead Type			
		300 Ω (ESR=0.2 Ω)	0603	1	Near GPU

Note:
 1. SP_PLLVDD and VID_PLLVDD power rails can be combined for customers who either do not use VGA display or uses VGA display with maximum resolution lower than 1024 x 768 with a 240 Hz refresh rate.





GPU_Decoupling CAPs @ Power Page





Security Classification	Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
				Rev 2.0
				LA-D471P
Date:	Monday, June 06, 2016	Sheet	21 of 53	

VGA_THERMON and VGA_THERMP:
 1. 5mil track width and spacing
 2. 5mil grounded guard tracks width and spacing
 3. ground referenced
 4. connect guard tracks to pin5



Item	N16P-GT	N16S-GT #/S
Device ID	0X139A	0x1347
Package	GB48-128	GB48-128/GB28-64
Internal P/N	GM107-750,28nm	GM108-755/655,28nm
ROM_SI	Refer to N16x_RAM_Straps table	Refer to N16x_RAM_Straps table
ROM_S0	0x0000, 4.99Kohm pull down	0x0000, 4.99Kohm pull down
ROM_SCL	0x0 for Optimus, 4.99Kohm pull down	0x0 for Optimus, 4.99Kohm pull down
Strap0	Reserved (Keep pull-up 3V3_AON and pull-down footprints and stuff 49.9kΩ pull-up)	Reserved (Keep pull-up 3V3_AON and pull-down footprints and stuff 49.9kΩ pull-up)
Strap1	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap2	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap3	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap4	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Open_VRG SKU	B	B
NVDD Boot Voltage	0.9V	0.9V



10.2.2 I2CS Slave Address

N16x GPUs use I2CS slave address 0x96h for NVIDIA internal testing. PC address 0x96h must not be used by other PC devices on the same bus as the GPU to avoid address conflict. The SMB_ALT_ADDR strap does not affect this 0x96h address. Refer to Chapter 15 (Straps) for a list of useful I2CS Slave addresses can be used with SMB_ALT_ADDR strapping.







Table 4. N16S-GM-/GT-/LP DDR3L Recommended Memories

Memory Type	FBVDD/FBVDDQ	Memory Density	Configuration	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade(MHz)	Memory Date Code Minimum	Status
DDR3L	1.35V/ 1.35V	128Mx16	Single Rank or Single Rank Stuffing for Dual Rank	Hynix	H5TC2G63FFR-11C	F-die	0x9	900	N/A	Production ready
				Micron	MT41J128M16JT-093G-K	K-die	0xA	900	1322	Production ready
				Samsung	K4W2G1646Q-BC1A	Q-die	0xB	900	N/A	Production ready
			Single Rank or Single Rank Stuffing for Dual Rank	Hynix	H5TC4G63AFR-11C	A-die	0x3	900	N/A	Production ready
				Micron	MT41J256M16HA-093G-E	E-die	0x4	900	1322	Production ready
				Samsung	K4W4G1646D-BC1A	D-die	0x5	900	N/A	Production ready
	256Mx16	Dual Rank	Single Rank or Single Rank Stuffing for Dual Rank	Samsung	K4W4G1646E-BC1A	E-die	0x1	900	N/A	Post production ready
				Hynix	H5TC4G63CFR-N0C	C-die	0x2	900	N/A	Post production ready
				Hynix	H5TC4G63AFR-11C	A-die	0x3	900	N/A	Production ready
			Dual Rank	Micron	MT41J256M16HA-093G-E	E-die	0x4	900	1322	Production ready
				Samsung	K4W4G1646D-BC1A	D-die	0x5	900	N/A	Production ready
				Samsung	K4W4G1646E-BC1A	E-die	0xF	900	N/A	Post production ready
			Hynix	H5TC4G63CFR-N0C	C-die	0xE	900	N/A	Post production ready	

RAM_CFG [3:0] (ROM_SI)	BAX40
0x9 (PU 10K)	
0xA (PU 15K)	
0xB (PU 20K)	
0xC (PD 20K)	
0x4 (PD 24.9K)	
0x5 (PD 30.1K)	
0x1 (PD 10K)	S2G
0x2 (PD 15K)	H2G
0x3 (PD 20K)	
0x4 (PD 24.9K)	
0x5 (PD 30.1K)	
0xF (PU 45.3K)	
0xE (PU 34.8K)	






From DG-07158-001_v05_secured(NVDIA Spec)

6.1.11 Memory ODTx, CKEx, and RST Termination

DDR3 requires Memory Termination on CKEx, ODTx, and Memory Reset (RST). Table 6-8 describes the required termination.

Table 6-8. Memory ODTx, CKEx, and RST Termination

DDR3 Command Bit	Default Pull-Down
ODTx	10 kΩ
CKEx	10 kΩ
RST	10 kΩ
CS*	No Termination





For VRAM DEBUG using
T2401 TP@ FB_VREF D23
NT6S-QT-S-A2_BGA595
DIS@

Security Classification			Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	
Title			Compal Electronics, Inc.	
Size			NV(S/S)-MEMORY FBA	
Document Number			LA-D47P	
Rev			2.0	
Date			Monday, June 06, 2016	
Sheet			23 of 55	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Memory Partition A - Upper 32 bits [64..32]



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	2012/07/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. VRAM DDR3 A Upper LA-D471P Rev 2.0
Size Custom	Document Number	Date	Monday, June 06, 2016	Sheet 25 of 53

Memory Partition A - Lower 32 bits [31..0]


Table 6-3 lists the Mode D command mapping and Table 6-4 on page 91 lists Mode E.

Table 6-3. Mode D Command Mapping

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
Fb _x _CMD0	CS0*	
Fb _x _CMD1		
Fb _x _CMD2	ODT	
Fb _x _CMD3	CKE	
Fb _x _CMD4	A14	A14
Fb _x _CMD5	RST	RST
Fb _x _CMD6	A9	A9
Fb _x _CMD7	A7	A7
Fb _x _CMD8	A2	A2
Fb _x _CMD9	A0	A0
Fb _x _CMD10	A4	A4
Fb _x _CMD11	A1	A1
Fb _x _CMD12	BA0	BA0
Fb _x _CMD13	WE*	WE*
Fb _x _CMD14	A15	A15
Fb _x _CMD15	CAS*	CAS*

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
Fb _x _CMD16		CS0*
Fb _x _CMD17		
Fb _x _CMD18		ODT
Fb _x _CMD19		CKE
Fb _x _CMD20	A13	A13
Fb _x _CMD21	A8	A8
Fb _x _CMD22	A6	A6
Fb _x _CMD23	A11	A11
Fb _x _CMD24	A5	A5
Fb _x _CMD25	A3	A3
Fb _x _CMD26	BA2	BA2
Fb _x _CMD27	BA1	BA1
Fb _x _CMD28	A12	A12
Fb _x _CMD29	A10	A10
Fb _x _CMD30	RAS*	RAS*
Fb _x _CMD31		
Fb _x _CMD32		
Fb _x _CMD33 ¹		
Fb _x _CMD34	DBG0 ²	
Fb _x _CMD35	DBG1 ²	

Notes:
 1. Not available in GB2B-64 package.
 2. GPU debug pins; not connected to DRAM. See section 6.1.11



6.1.3 DDR3 Frame Buffer Command Mapping







N15x GPUs have generic Fb_x_CMD[35:0] pins that connect to the memory command/address pins. To optimize the layout for different memory types and packages, the GPUs support different mapping modes (Table 6-2). Choosing the best command mapping will help simplify layout and allow you to reduce layer count and/or area.

Table 6-2. Support Command Mapping by GPU Package








Packages	Supported CMD Mapping for DDR3	Benefits
GB2B-64 GB4B-128	D	Mode D is optimized for H15x using DDR3 memory in the BGA96 package and is supported for single rank designs. Using this mode will allow routing in four signal layers ¹ . This compact layout offers a high level of symmetry allowing higher speeds without requiring termination.
GB2B-64 GB4B-128	E	Mode E is optimized for DDR3 dual rank designs.

Note: ¹Not including two additional layers for power planes.

Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VRAM_DDR3_A Lower
Size	Document Number	Rev		
Custom	LA-D471P	Z.0		
Date:	Monday, June 06, 2016	Sheet	26	of 53




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP / Camera Size C Document Number LA-D471P Rev 2.0 Date: Monday, June 06, 2016 Sheet 27 of 53




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Size Document Number LA-D471P Date: Monday, June 06, 2016 Sheet 28 of 53


ALC3240




Input



Output



+5VS → +5VDD_CODECD




Each Platf or m Power Net Support list:

	+1.5VS	+1.8VS	+3VS	+5VS	+3VALW
Intel Broadwell	V	X	V	V	V
Intel Skylake	X	V	V	V	V


Each Platf or m HDA link Voltage Support (R n 8):

	3.3V	1.5V
Intel Broadwell	V (default)	V
Intel Skylake	V (default)	V


+3VS → +IOVDD_CODECD




+3VS → +3VDD_CODECD




PC BEEP



EMI






NGFF_SSD_PEDET#
H : PCIe Interface
L :SATA Interface
Fellow 543016_SKL_U_Y_PDG_0_9

- [12] PCIe_PRX_DTX_N8
- [12] PCIe_PRX_DTX_P8
- [12] PCIe_PTX_C_DRX_N8
- [12] PCIe_PTX_C_DRX_P8
- [12] SATA_PRX_DTX_P7
- [12] SATA_PRX_DTX_N7
- [12] SATA_PTX_DRX_N7
- [12] SATA_PTX_DRX_P7
- [10] CLK_PCIE_SSD#
- [10] CLK_PCIE_SSD

- C1277
PCIe@ 0.0402 5%
- C1280
PCIe@ 0.0402 5%
- C1275
PCIe@ 0.220 0402 6.3V6K
- C1276
PCIe@ 0.220 0402 6.3V6K


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/TPM/APS/NFC
Size	Document Number	LA-D471P		Rev
C				2.0
Date:	Monday, June 06, 2016	Sheet	30	of 53

NGFF for WLAN / BT(Key E)







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF WLAN / BT	
Size	Document Number			Rev	
	LA-D471P			2.0	
Date:	Monday, June 06, 2016	Sheet	31	of 53	

Thermal Sensor




REMOTE1+/-:
Trace width/space:10/10 mil
Trace length:<8"

SMB Address: 1001100x




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN / Thermal Sensor
Size	Document Number	LA-D471P		Rev
C				2.0
Date: Monday, June 06, 2016	Sheet	32	of	53


Power Button on LED



Keyboard





Touch Pad



Button


Keyboard Backlight




Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Compal Electronics, Inc. KBL/KBD/LED/TP/HS Conn.	
Size C	Document Number	Date:	Monday, June 06, 2016	LA-D471P Sheet 33 of 53	Rev 2.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


USB Charge




ESD




USB3.0 Port




IO Board




FP (For 15)




Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	USB2 / USB3 / FP / IO Board
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENTS EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document	Number	Rev	2.0
Customer	LA-D471P	Date	Monday, June 08, 2016	Sheet 34 of 83




Sensor Hub



G-Sensor x1





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN RTL8111H / RTL8107E	
Size	Document Number	LA-D471P		Rev	2.0
Date:	Monday, June 06, 2016	ISheet	36	of	53




For +1.8VALW Discharge


For +0.6VS Discharge




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC to DC
Size	C	Document Number	LA-D471P	Rev
Date:	Monday, June 06, 2016	Sheet	37 of 53	2.0




ADP_ID		
AC Adapter	65W	45W
R(ohm)	287	118
ADP_ID(V)	0.913	0.448
Detection voltage	0.693~1.134	0.234~0.663




Security Classification	Compal Secret Data			Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	PWR- DCIN / Vin Detector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	2.0
Date:	Monday, June 06, 2016	Sheet	38	of	53



PH201 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	PWR- BATTERY CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	SKL	2.0
Date:	Monday, June 06, 2016	Sheet	39 of 53			



Security Classification	Compal Secret Data		Title
Issued Date	2014/11/05	Deciphered Date	2014/12/15
<p>Compal Electronics, Inc. PWR_CHARGER</p>			Rev 2.0
<p><small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small></p>			Sheet 40 of 53
Date: Monday, June 06, 2016			



Module model information

SY8286B_V1.mdd



Module model information


SY8286C_V1.mdd



Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR- 3VALW/5VALW-SY8286B&C	
Size	Document Number	Rev			
Custom		2.0			
Date:	Monday, June 06, 2016	Sheet	41	of	53

Pin19 need pull separate from +1.35VP.
 If you have +1.35V and +0.675V sequence question,
 you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%
 TDC 0.7A
 Peak Current 1A



Mode	Level	+0.675VSP	VITREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off


MOSFET: 3x3 DFN
 I/S Rds(on): 27mohm(Typ), 34mohm(Max)
 Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C

L/S Rds(on): 19mohm(Typ), 23.5mohm(Max)
 Idsm: 11A@Ta=25C, 8.5A@Ta=70C

Choke: 7x7x3
 Rdc=6.7mohm(Typ), 7.4mohm(Max)

Switching Frequency:540kHz
 Ipeak=0A
 Iocp=9.6A
 OVP: 113%-120%
 VFB=0.75V, Vout=1.203V

Module model information
 SY8003A_V1.mdd




Note:
 When design Vin=5V, please stuff snubber
 to prevent Vin damage

Vout=0.6V * (1+Rup/Rdown)

Security Classification	Compel Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Compel Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPEL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPEL ELECTRONICS, INC.				Rev
Size				2.0
Document Number				LA-D471P
Date:				Monday, June 06, 2016
Sheet				42 of 53


Module model information

APL5930_V2.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8V PRIM	
Size	Document	Number		Rev	2.0
Date:	Monday, June 06, 2016	Sheet	43	of	53

Module model information
SY8288_V1.mdd




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				2.0
				Date: Monday, June 06, 2016
				Sheet 44 of 53

Table 3—Control Bit Definitions

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPCH	0	X	X	0.7
	1	0	0	0.8
	1	0	1	0.85
	1	1	0	0.9
	1	1	1	0.95
EDRAM/ EOPIO	0	X	X	0
	1	0	0	0.8(MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others	0	X	X	0
	1	0	0	1.0
	1	0	1	1.075
	1	1	0	1.15
	1	1	1	1.2

Module model information

NB681_V1.mdd



EN pin don't floating
If have pull down resistor at HW side, pls delete PR606

EN Mode Voltage on EN
Ultra Sonic Mode 1.3v<EN<1.7v
Normal Mode 2.3v<EN<3.3v

Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	+1.0VS_VCCOPC	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Size	Document Number			Rev	2.0
Date:	Monday, June 06, 2016	Sheet	45 of 53		

CPU CORE

Due to U23e VCC_GT and GTX merged current spec is TBD in PDDG. Please confirm FAE the setting of PRI23, PRI39 PRI63 for U23e GT and GTX merged.

Module model information
NCP81208_U2223E_COLAY_V1A.mdd for IC portion
NCP81208_U2223E_COLAY_V1B.mdd for SW portion
Copy the schematic to new page, the co-lay location maybe changed.

IccMAX@SA= 5A
RiccMAX@SA= 15.8K --->PRI65
RiccMAX@SA= IccMAX*2V/10uA/64A
IOUTSP@SA= 5A
RIOUTSP@SA=69.8K --->PRI14
RIOUTSP= 2V/(gm*(Rth+RCSSP)*ICCMAX*DCR / (RPHSP+Rth+RCSSP))
OCP@SA= 9.5A
RLIMSP@SA=24K --->PRI5
RLIMSP= 1.3V/(gm*(Rth+RCSSP)*IoutLIMIT*DCR / (RPHSP+Rth+RCSSP))
Load line@SA= 10.3m
RDRPSP@SA=1.78K --->PRI4
RDRPSP= Load line*(RPHSP+Rth+RCSSP) / (gm * DCR) / (Rth+RCSSP)

RIOUT@GT:
U23e = 22.1K PRI23
U22 = 25.5K PRI23
U23e@ U23e@
22.1K_0402_1%
RPH@GT:
U23e = 130K PRI30,PRI38
U22 = 84.5K PRI30,PRI38(De-pop)
U23e@ U23e@
130K_0603_1% 130K_0603_1%


For U22:
PRI47@2K, PRI54@De-pop
For U23e:
PRI47,PRI54=2K
For U22:
PCI23@De-pop
For U23e:
PCI23=0.1u

U22 OCP@GT= 40A
RLIM@GT=12.4K --->PRI39
U23e OCP@GT= 62A
RLIM@GT=12.4K --->PRI39
RLIM= IoutLIMIT * Load line/10
U22 IccMAX@GT= 31A
RiccMAX2ph= 48.7K --->PRI63
U23e IccMAX@GT= 56A
RiccMAX2ph= 87.6k --->PRI63
RiccMAX2ph= (IccMAX2ph+32)*200K Ohn/ 127
U22 Iout@GT= 31A
RIOUT@GT=25.5K --->PRI23
U23e Iout@GT= 56A
RIOUT@GT=22.1K --->PRI23
RIOUT= 2* RLIM / (10 *IOUTICCMAX * Load line)
U22 Load line@GT= 3.1m
RPH@GT=84.5K --->PRI30,PRI38
U23e Load line@GT= 2m
RPH@GT=130K --->PRI30,PRI38
Load line= (RCS2+(RCS1*Rth)/(RCS1+Rth))
*IOUTTOTAL * DCR/RPH

472mV/120uA=3.933K
Active PointI10 degreeC = 4.206K


NCP81208 Operating Frequency Rosc=24K
I/A and GT are 450KHz and SA is 450KHz

RiccMAX2ph:
For U22:
PRI52=48.7K
For U23e:
PRI63=100K
PRI63 U23e@
100K_0402_1%




U22 Load line@VCORE= 2.35m
RDRPSP@VCORE=2.1K --->PRI56
U23e Load line@VCORE= 2.1m
RDRPSP@VCORE=1.87K --->PRI56
RDRPSP= Load line*(RPHSP+Rth+RCSSP) / (gm * DCR) / (Rth+RCSSP)
IccMAX@VCORE= 28A
RiccMAX@VCORE= 87.6K --->PRI64
RiccMAX@VCORE= IccMAX*2V/10uA/64A
IOUTSP@VCORE= 28A
RIOUTSP@VCORE=64.9K --->PRI42
RIOUTSP= 2V/(gm*(Rth+RCSSP)*ICCMAX*DCR / (RPHSP+Rth+RCSSP))
OCP@VCORE= 35A
RLIMSP@VCORE=33.4K --->PRI53
RLIMSP= 1.3V/(gm*(Rth+RCSSP)*IoutLIMIT*DCR / (RPHSP+Rth+RCSSP))


CPU POWER STAGES




VCC_CORE
 FSW=450kHz
 DCR = 1.19 mohm +/- 5%
 TYP
 H/S Rds (on) : 11.7mohm , 14mohm
 L/S Rds (on) : 2.7mohm , 3.3mohm



VCCGT (2 phase)
 FSW=450kHz
 DCR = 1.19 mohm +/- 5%
 TYP
 H/S Rds (on) : 11.7mohm , 14mohm
 L/S Rds (on) : 2.7mohm , 3.3mohm




VCCSA
 FSW=450kHz
 DCR = 6.2mohm (TYP) , 6.51mohm (Max)
 TYP
 H/S Rds (on) : 12.4mohm , 15.8mohm
 L/S Rds (on) : 9.1mohm , 11.6mohm





Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2015/07/27	Deciphered Date	2016/07/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title PWR-PROCESSOR DECOUPLING
Rev	Document Number	Rev	2.0
Date	Monday, June 06, 2016	Sheet	27 of 53

VCC_CORE Place on CPU Back Side @ V09
22U_0603 * 28 pcs +1U_0201*35 pcs

VCC_GT Place on CPU Back Side @ V09
22U_0603 * 29 pcs +1U_0201*12 pcs




VCC_SA Place on CPU Back Side @ V09
22U_0603 * 9 (4 CPU back+8 outside)pcs + 1U_0201*7




PSI :
 1 phase with DEM 0V to 0.8V
 1 phase with CCM 1.2V to 1.8V
 2 phase with CCM 2.4V to 5.5V


EN High Threshold = 1.6V




+VGA_CORE Under GPU Core GB4-128 package



+VGA_CORE Near GPU Core



+VGA_CORE




H/L side Rds(on): 12.2mohm(Typ), 15mohm(Max)
 Idsm: 11A@Ta=25C, 14A@Ta=70C

CHOKES: 0.36uH, DCR 1.4m ohm, L/2 over 36A

FSW = 245.55KHz
 Ripple = 12.74A
 OCP = 50A
 OVP=Vout*(145%-155%)

Security Classification		Compal Secret Data		Title	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	NVIDIA VGA_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document	Number	Rev		
Custom	LA-D471P		2.0		
Date:	Monday, June 06, 2016	Sheet	49	of	53

EN pin don't floating
If have pull down resistor at HW side, pls delete PR702



Version change list (P.I.R. List)




Item	Reason for change	PG#	Modify List	Date	Phase
1	request by HW	P49	change PR1206 to 0 ohm	2015/11/10	SIV
2	request by HW	P50	change PR1307 to 1K ohm	2015/11/10	SIV
3	avoid 1V0 voltage drop	P44	change PR705 to 15K ohm	2015/11/10	SIV
4	adjust charge current limit	P40	change PR334 to 178K ohm	2015/11/10	SIV
6	reduce 5v ripple voltage	P41	add PC423 on schematic	2015/11/10	SIV
7	adjust component bom structure of U23E	P47	PQ1004->U23E@,PC1020->U23E@,PC1021->POP	2015/11/10	SIV
8	adjust DDR over current protect value	P42	change PR502 to 17.8K ohm	2015/11/10	SIV
9	request by part count	P40,42-45	PR319,PR321,PR510,PR601,PR701,PR807 change to 0 ohm short pad	2015/11/10	SIV
10	optimize cpu transient	P47/48	change below value: PCI18->680P,PRI23->26.7K ohm,PRI14->64.9K ohm, PRI42 ->59K ohm,PCI21->2200P,PRI49->649 ohm change pop and up pop CPU OUTPUT CAP location: PC11138,PC11140,PC11142,PC11143->POP PC11126,PC11128,PC11129,PC11133->U23E@	2015/11/10	SIV
11					
12	request by EMI	P40	PC317,PR318,PC304->POP change PR312 to 2.2 ohm	2015/11/10	SIV
13	request by RF	P40-50	PR318,PR403,PR406,PR503,PR515,PR703,PR804,PR1004,PR1007,PR1006, PR1009,PR1213,PR1224,PR1302 ->POP PC317,PC410,PC425,PC515,PC525,PC702,PC803,PC1009,PC1023PC1024, PC1029,PC1215,PC1218,PC1302->POP	2015/11/10	SIV
14	reduce power consumption	P40	Del PR335,Add:PR336,PQ307,PQ308	2015/11/13	SIV
15	charger ac in detect	P40	change PC306 to 0.1uA	2015/11/16	SIV
16	reduce Aucostic noise	P40,47,49	Change 10u_0805(SE00000QK00) to 10u_0603(SE00000X200)	2015/12/05	SIT
17	When battery connector first touch positive pin can't power on	P41	Reserve PC428 and change PR409 to 100K pull high +VL	2015/12/14	SIT
18	reduce Aucostic noise	P47	change PC1006 from 33u to 68u, del PC1016	2015/12/18	SIT
19	request by EMI	P38	change PL102 and PL102 PN to SM010014520	2015/12/23	SIT
20	reduce ripple current	P41	change PC419,PC422,PC423 from 22u 0603 to 47u 0805 change PL404 from 1.5uH to 3.3uH	2016/01/19	SVT
21	solve ISL95521 didn't protect function (dc prochot)	P41	change PU301 from ISL95521 to ISL95520 change PR306 from 392K to 287K	2016/01/19	SVT
22	resive PC1016 for acustic noise	P47	resive PC1016 for acustic noise	2016/04/21	CIUY7-SIT
23	Modify PRI53,PRI64,PRI42 for cpu transient test	P46	PRI53 form 33.2k to 30.3k PRI42 form 59k to 56.2k PRI64 form 90.9k to 100k	2016/04/21	CIUY7-SIT
24	change for cost priority change AOS to main source on PQ1001 and PQ1002	P46	PQ1001 from SB00000S800 to SB00000JZ00 PQ1002 from SB00000SD00 to SB000017Q00	2016/06/03	CIUY7-SVT

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR) Size Document Number Custom Z BDW Rev 2.0
Date:	Monday, June 06, 2016	Sheet	51 of 53	


Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	For camera power control	27	Add Q4,R119,C132	2015/11/06	SDV=>SIV
2	For ME requestment	33	Swap JKBL1/JKBL2 symbol	2015/11/06	SDV=>SIV
3	For KB matrix design change	33 35	Add EC_GPIO72	2015/11/06	SDV=>SIV
4	For VGA sequence control	11	Change UC1.AC3 pin define to GPU_ALL_PGOOD	2015/11/06	SDV=>SIV
5	For ME requestment	32	H6,H9 change to H_3P6X4P5 Delete H7	2015/12/21	SIV=>SIT
6	Removing useless pull-high resistor	18	removing RD43 for DDR_DRAMRST#	2015/12/21	SIV=>SIT
7	For ME requestment	32	CLIP13 change to Larger size	2015/12/21	SIV=>SIT
8	For EC requestment	32	Change R1657 pull high to +3VS	2015/12/21	SIV=>SIT
10	Reserve cap for USB charger	32	Reserver C2171,C2172,C2173,C2177,C2178	2015/02/18	SIT=>SVT
11	Add USB3.0 CMC for RF requestment	32	Add L13,L15,L17,L18		
12	For Cable Shift Issue	27	JEDP1.3 from GND change to NC	2016/4/6	SIV=>SIT
13	Add USB 2.0 for FP	12 34	Add FP schematic & FP@	2016/4/6	SIV=>SIT
14	Add TS_detect function for EC	35 36	connect U11.75 to U2102.15	2016/4/7	SIV=>SIT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (HW)	
Size	Document	Number	Rev	2.0	
Custom	LA-D475P				
Date:	Monday, June 06, 2016		Sheet	52 of 53	





Conn.



Card Reader



Audio Combo Jack



Security Classification		Compal Secret Data		Title	
Issued Date	2011/05/17	Deciphered Date	2012/05/30	Compal Electronics, Inc.	
				Combo jack & CR	
Size Custom	Document Number	LA-D471P		Rev	2.0
Date:	Monday, June 06, 2016	Sheet	53	of	53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.