



MODEL	REV	CHANGE LIST	Model	NT2 M/B BOARD	
			Page	FM	TO
NT2 M/B	1A	FIRST RELEASE	1	1A	2A
	2A	<p>PAGE1: Change COREVTT power good circuit for CORE VCC Sequence.</p> <p>PAGE4,11: Add CPU PROCHOT CIRCUT (Throttle) at battery only.</p> <p>PAGE7: Because system 2.5V will change to 1.8V for support 1.8V VRAM so reserve one LED for support GMCH 2.5V voltage.</p> <p>PAGE11: Add one system ID for NT2B, and assign GPO19 pin to support CPU PROCHOT (Throttle) function.</p> <p>PAGE13: Add M24 GPIO14 to support TV_OUT select forTampa2, and reserve strap pin for VGA Memory tyep setting.</p> <p>PAGE14: Add LDO for VGA2.5 when system 2.5V change to 1.8V for support 1.8V VRAM.</p> <p>PAGE14: Reserve LDO of VGA1.5V for tune VGA power sequence.</p> <p>PAGE15: Add VGA BIOS "-ROMCS" control pin for support VRAM 256MB and reserve Memory type strip pin.</p> <p>PAGE16: Add Flash ROM for VGA BIOS.</p> <p>PAGE19: Modify DIODE Pin Deffine for BAV99 Part.</p> <p>PAGE21: Add pull up resistor for XD "-CE" singnal.</p> <p>PAGE23: Reserve another LAN TRANSFORM FOR 10/100 and reserver one resistor for LAN1.2V source and pull up resistor for GIGA LAN transform terminal pin.</p> <p>PAGE24: Del CIR on board circuit and reserve CN37 for NT2B.</p> <p>PAGE24: Add resistor to lower Cable Dock MIC signal and add more EMI PAD reserve.</p> <p>PAGE25: Modify Headphone CIRCUIT FOR CABLE DOCK.</p> <p>PAGE26: Change PCI EXPRESS Card power circuit - use TI TPS2331; and add CAP of Power plane bridge for EMI reserve.</p> <p>PAGE27: Cable Dock pin define change for match NP2 pin define and add one pin for TV-OUT select.</p> <p>PAGE27: Reserve always turn on the cable dock power circuit and change VA power to VAD.</p> <p>PAGE29: Add two connect for LED board and reserve two LED for NT2B.</p> <p>PAGE30: Add pull-up resistor for Touch PAD power control and DIODE on "-SWI"&"-RUNSCI" for leakage, and reserve schottky diode and resistor for VCC voltage undershoot issue.</p> <p>PAGE31: Add PD32 prevent power VAD with PWR_SRC leakage.</p> <p>PAGE31: Change PR146 and PR72 to 100K because PWM frequence change to 200Hz.</p> <p>PAGE32: Add 1.8V,VGACORE,VGA1.2V voltage discharge circuit.</p> <p>PAGE33: Add PR210 to fix MAX1999.</p> <p>PAGE34: Change PR180 to 0ohm and delete PC36 for COREVTTTPWG signal delay time.</p> <p>PAGE34: Add PR203 NTC 4.7K to control cpu load line.</p> <p>PAGE36: Change 1.8VSUS and 1.5V power circuit of use MAX1845 for enhance transform efficiency.</p> <p>PAGE37: Change VGACORE of use LMV321 for enhance transform efficiency.</p>	2	1A	
			3	1A	
			4	1A	2A
			5	1A	
			6	1A	
			7	1A	2A
			8	1A	
			9	1A	
			10	1A	
			11	1A	2A
			12	1A	
			13	1A	2A
			14	1A	2A
			15	1A	2A
			16	1A	2A
			17	1A	
			18	1A	
			19	1A	2A
			20	1A	
			21	1A	
			22	1A	
			23	1A	2A
			24	1A	2A
			25	1A	2A
			26	1A	2A
			27	1A	2A
			28	1A	
			29	1A	2A
			30	1A	2A
			31	1A	2A
			32	1A	2A
			33	1A	2A
			34	1A	2A
			35	1A	2A
			36	1A	2A
			37	1A	2A
			38	1A	2A





PROJECT:NT2	PCBA NO.	REV: 2A	DOC. NO: 204
APPROVED BY :Tom Wang	CHECK BY:Carey Chen	DRAWING BY:Johnny O	DATE :03/05/2004
			SHEET 1

NT2 - Block Diagram






- PLACEMENT NOTICE :**
1. CPUOPLLVC, CPUVCCA AND CPUVSSA RELATIVE R/C MUST NEAR CPU PIN
 2. CPUGTLREF RELATIVE R/C MUST NEAR CPU PIN
 3. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
 4. CPUCOMPO AND CPUCOMP1 PULLDN MUST NEAR CPU PIN
 5. ALL TESTHX PULLUP MUST NEAR CPU PIN
 6. AT LEAST 4 BULK CAPACITORS ON BOTH SIDE OF CPU POWER PLANE
 7. AT LEAST 32PCS 22U CAP AND 42 .47U CAP AROUND CPU



PROJECT : NT2
Quanta Computer Inc.

Size: Custom | Document number: PRESCOTT(CPU-A) | Rev: 2A

Date: Thursday, March 18, 2004 | Sheet: 2 of 38




PRESCOTT775 5 OF 5

PRESCOTT775 3 OF 5



PRESCOTT775 4 OF 5

2,32,34,35 COREVCC ← COREVCC




PROJECT : NT2
Quanta Computer Inc.


Size	Document number	Rev
Custom	PRESCOTT(POWER/GND)	1A
Date:	Thursday, March 18, 2004	Sheet 3 of 38




FS2	FS1	FS0	CPU
0	1	0	200MHZ HOST CLOCK




CPU THERMAL CONTROL







These are for backdrive issue






PROJECT : NT2
Quanta Computer Inc.

Size	Document number	CLOCK GENERATOR	Rev 2A
Date:	Thursday, March 18, 2004	Sheet 4 of 38	



- PLACEMENT NOTICE :**
1. GMCHSWING, GMCHVREF, GMCHHLSWING, GMCHHLVREF RELATIVE R/C MUST NEAR GMCH PIN
 2. GMCHRCOMP AND AGPRCOMP RELATIVE R/C MUST NEAR GMCH PIN
 3. GMCHRCOMP AND AGPRCOMP RELATIVE R/C MUST NEAR GMCH PIN
 4. GMCHREFSET R/C MUST NEAR GMCH PIN
 5. GMCHHLRCOMP R/C MUST NEAR GMCH PIN
 6. GMCHBSEL0 AND GMCHBSEL1 MUST NEAR GMCH PIN
 7. -AGPRST R/C MUST NEAR GMCH PIN



Memory Type Select Strap

MTYPE	0	DDR2
	1	DDR1

PCI Express Static Lane Reversal

EXP_SLR	0	Lane numbers are reversed
	1	Normal operation

ANALOG RGB/CRT GUIDELINES FOR GRANTS DALE

SIGNAL	GUIDELINE
RED, GREEN, BLUE	TIE DIRECTLY TO 2.5V
RED#, GREEN#, BLUE#	TIE DIRECTLY TO 2.5V
VCCA_DAC	TIE DIRECTLY TO 2.5V
VSSA_DAC	TIE DIRECTLY TO GND
REFSET	TIE DIRECTLY TO GND
DREFCLKINP	TIE DIRECTLY TO 1.5V
DREFCLKINN	TIE DIRECTLY TO GND
HSYNC	Tie to ground through 10K
VSYNC	Tie to ground through 10K
DDCA_DATA	NC
DDCA_CLK	NC
DDCA_DATA	NC
DDCA_CLK	NC
D_REFSCKINP	TIE DIRECTLY TO 1.5V
D_REFSCKINN	TIE DIRECTLY TO GND

PROJECT : NT2
Quanta Computer Inc.

Size: Custom | Document number: **GMCH(Processor System Bus)** | Rev: 2A

Date: Thursday, March 18, 2004 | Sheet: 5 of 38


1.5V OC 1.5VEXPRESS 1.5VEXPRESS

CB197	.1U	1.8VSUS	AK35	VCCSM_1
CB171	.1U	1.8VSUS	AM10	VCCSM_2
CB104	.1U	1.8VSUS	AM11	VCCSM_3
CB117	.1U	1.8VSUS	AM13	VCCSM_4
CB93	.1U	1.8VSUS	AM14	VCCSM_5
CB137	.1U	1.8VSUS	AM16	VCCSM_6
CB92	.1U	1.8VSUS	AM17	VCCSM_7
CB105	.1U	1.8VSUS	AM19	VCCSM_8
CB174	.1U	1.8VSUS	AM20	VCCSM_9
CB111	.1U	1.8VSUS	AM22	VCCSM_10
CB210	.1U	1.8VSUS	AM23	VCCSM_11
CB238	.1U	1.8VSUS	AM25	VCCSM_12
CB462	4.7U	1.8VSUS	AM26	VCCSM_13
CB453	4.7U	1.8VSUS	AM28	VCCSM_14
CB215	.1U	1.8VSUS	AM32	VCCSM_15
CB229	.1U	1.8VSUS	AM35	VCCSM_16
CB88	.1U	1.8VSUS	AP12	VCCSM_17
CB219	.1U	1.8VSUS	AP16	VCCSM_18
CB207	.1U	1.8VSUS	AP20	VCCSM_19
CB130	.1U	1.8VSUS	AP24	VCCSM_20
CB100	.1U	1.8VSUS	AP28	VCCSM_21
CB208	.1U	1.8VSUS	AR10	VCCSM_22
CB89	.1U	1.8VSUS	AR14	VCCSM_23
CB897	.1U	1.8VSUS	AR18	VCCSM_24
CB173	.1U	1.8VSUS	AR22	VCCSM_25
CB90	.1U	1.8VSUS	AR26	VCCSM_26
CB98	.1U	1.8VSUS	AR31	VCCSM_27
CB455	4.7U	1.8VSUS	AR33	VCCSM_28

POWER

GRANTSDALE 6 OF 8


1.4A




U49E

POWER

GRANTSDALE 5 OF 8




CURRENT SPEC 1.6A



- 3V 2,4,9,10,11,12,13,14,15,16,19,20,21,22,23,25,26,27,28,29,30,32,33,34,36,37,38
- 2.5V 14,15,17,18,26,32,38
- 1.8VSUS 2,3,32,34,35
- 1.8VSUS 6,9,26,32,36,37
- COREVTT 2,4,5,11,12,32,37

PLACEMENT NOTICE :



1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. GMCHFSB1.5V RELATIVE R/C MUST NEAR GMCH PIN
3. GMCHDACPLL1.5V RELATIVE R/C MUST NEAR GMCH PIN



PROJECT : NT2
Quanta Computer Inc.



Size: Custom Document number: **GMCH(POWER/GND)** Rev: 2A

Date: Thursday, March 18, 2004 Sheet: 7 of 38




PROJECT : NT2
Quanta Computer Inc.

Size	Document number	Rev
Custom	GMCH(Power/GND)-2	2A
Date:	Thursday, March 16, 2004	Sheet 8 of 38




CHANNEL A SINGLE DIMM



FOX=AS04A26-M2S-TR CN29A



DIMM-1 Address 00




DIMM-1 Address 00




CHANNEL B SINGLE DIMM


FOX=AS04A26-MAS-TR CN28A




DIMM-2 Address 10




DIMM-2 Address 10



PC2100 DDR2 SDRAM SO-DIMM (200P)




FOX=AS04A26-M2S-TR CN29B




DIMM-2 Address 10



PC2100 DDR2 SDRAM SO-DIMM (200P)










FOX=AS04A26-MAS-TR CN28B



DIMM-2 Address 10

PLACEMENT NOTICE :

1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. MEMVREF RELATIVE R/C IN MIDDLE OF TWO DIMM AND ONE CAP FOR EACH DIMM
3. AT LEAST ONE CAP ON 1.275V FOR ONE TERMINATOR RESISTOR ARRAY
4. TERMINATOR SIGNAL SHOULD BASED ON DIMM TO ARRANGE APPROPRIATE



GPIO PIN DEFINE








GPI6		PULL UP
GPI7	-KBSMI	PULL UP
GPI11	-SWI	PULL UP
GPI12		PULL UP
GPI13	-RUNSCI	PULL UP
GPI26	SYS_ID0	PULL UP
GPI29	SYS_ID1	PULL LO
GPI30		PULL UP
GPI31		PULL UP
GPO18		SET OUTPUT
GPO19		SET OUTPUT
GPO20		SET OUTPUT
GPO21		SET OUTPUT
GPO23	DISPON	SET OUTPUT
GPO24		SET OUTPUT
GPO49	CPUPG	SET OUTPUT
GPO25		SET OUTPUT
GPO27		SET OUTPUT
GPO28		SET OUTPUT
GPI032		SET OUTPUT
GPI033		SET OUTPUT
GPI034		SET OUTPUT

Functional Straps

GNT[6]#/GPO[16]	Top-Block Swap Override Pull-Low : "top-block swap" mode
LINKALERT#	Reserved Requires an external pull-up resistor.
SPKR	No Reboot Pull-up : "No Reboot" mode
INTVRMEN	Integrated VccSus1.5 VRM enable/disable Pull-up : Enable integrated VccSus1.5V VRM
GPI0[25]	Integrated Vcc2.5 VRM enable/disable Pull-Low : Enable integrated Vcc2.5 VRM
EE_CS	Reserved Internal pull-down & should not be pull-high
GNT[5]#/GPO[17]	Boot BIOS Destination Selection This functionality for debug/testing only
EE_DOUT	Reserved Internal pull-up & should not be pull-low
ACZ_SDOUT	XOR chain Entrance / PCI Express port config bit1 Pull-low : allows entrance to XOR Chain testing
ACZ_SYNC	PCI Express Port Config bit 0 This signal has a weak internal pull-down
TP[1]	Internal pull-down & should not be pull-high
STATLED#	Internal pull-up & should not be pull-low
REQ[4:1]	XOR Chain Selection / See Chapter 8
TP[3]	XOR Chain Entrance / See Chapter 8 This signal should not be Pull-low unless using XOR Chain testing

DESIGN CHECK LIST :

1. CLASSIFY THE POWER PLANE FOR PMU AND GPIO PIN
2. CLASSIFY GPI AND GPO PIN
3. COMMON PIN FOR PMU INPUT: -PME, BATLOW, -RI, -WAKESCI, RUNSCI, KBSMI AND -DNBSWON
4. USUALLY USED GPIO PIN : DISPON, CRTSENSE, SPKOFF
5. USUALLY USED CLK CONTRL PIN : -CPUSTP, -PCISTP, -SUSA AND -SUSSTAT
6. AGP PMU PIN : -AGPBUSY AND -STPAGP
7. CHECK -PCIRST BUFFERAND PWROK SIGNAL
8. CHECK -RSMRST CIRCUIT



- PLACEMENT NOTICE :**
1. ONE BYPASS CAP FOR EACH ICH PIN IF POSSIBLE
 2. RTC XTAL MUST NEAR ICH
 3. PUT RTC BAT CIRCUIT AS A GROUP
 4. REF5VSUS AND REF5V R/C/D NEAR ICH PIN

PROJECT : NT2
Quanta Computer Inc.

Size: Custom | Document number: ICH6(GPIO/MISC) | Rev: 2A

Date: Thursday, March 18, 2004 | Sheet: 11 of 38

ASSUME S5 SUPPORT

BOM-2A

U42D



U42C

ICH6
4 OF 5

POWER

ICH6
5 OF 5

GROUND






- COREVTT 2,4,5,7,11,32,37
- COREVCC 2,3,32,34,35
- 1.5V 5,7,10,14,26,32,36
- 3V 3V 2,4,7,9,10,11,13,14,15,16,19,20,21,22,23,25,26,27,28,29,30,32,33,34,36,37,38
- 5V 4,11,19,21,25,26,27,28,29,30,32,33,34,35,37
- RVCC1.5V RVCC1.5V
- 3VSUS 3VSUS 2,11,25,27,32,33
- 5VSUS 5VSUS 27,29,30,32,33,37,38
- RVCC3V RVCC3V 4,10,11,26,30,32,33

DEFINE AS S5 SUPPORT INITIALLY.

PROJECT : NT2
Quanta Computer Inc.

Size	Document number	Rev
Customer	ICH6(Power/GND)	2A
Date:	Thursday, March 18, 2004	Sheet 12 of 38






PROJECT : NT2
Quanta Computer Inc.

ATI M24(POWER)


Size	Document number	Rev	2A
Custom			
Date:	Thursday, March 18, 2004	Sheet	14 of 38



GPIO_0	PCI-Express Current Calibration Bandgap Backup
	0: use reference voltage from Bandgap 1: use reference voltage from resistor divider
GPIO_1	PCI-Express PLL Calibration force enable
	0: Disable PLL force calibration 1: Enable PLL force calibration
GPIO_(3,2)	00: PCI Express 1.0 mode
	01: RESERVED
	10: PCI Express 1.0 mode 11: RESERVED
GPIO_4	Turn off PCI-Express impedance / strength calibration
	0: enable 1: disable
GPIO_5	Bypass PCI-Express PLL
GPIO_6	PCI-Express transmitter current compensation
	0: Normal 1: Inject extra current for output buffer switching

STRAPS PIN

GPIO_8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible																																																																								
GPIO(9,13:11)	ROMIDCFG																																																																								
INT P/D	0x0x: No ROM, CHG_ID=0 0x1x: No Rom, CHG_ID=1 1011 - Serial M25P10 ROM (ST), chip IDIs from ROM 1100 - Serial M25P05 ROM (ST), chip IDIs from ROM																																																																								
DVPDATA_15, 20, 21	<table border="1"> <thead> <tr> <th>Vendor</th> <th>DATA23</th> <th>DATA22</th> <th>DATA21</th> <th>DATA20</th> <th>DATA10</th> <th>MEM SIZE</th> <th>MEM TYPE</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>4MX32</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>8MX32</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>X 128M(M22), 256M(M24)</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>X CS x1</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>X 1.8V</td> <td></td> </tr> <tr> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X 2.5V</td> <td></td> </tr> <tr> <td>0</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X Hynix</td> <td></td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X Samsung</td> <td></td> </tr> </tbody> </table>	Vendor	DATA23	DATA22	DATA21	DATA20	DATA10	MEM SIZE	MEM TYPE	0	0	0	0	0	0	4MX32		0	0	0	0	0	1	8MX32		0	0	0	0	0	0	X 128M(M22), 256M(M24)		0	0	0	0	1	X	X CS x1		0	0	0	1	X	X	X 1.8V		0	1	X	X	X	X	X 2.5V		0	X	X	X	X	X	X Hynix		1	X	X	X	X	X	X Samsung	
Vendor	DATA23	DATA22	DATA21	DATA20	DATA10	MEM SIZE	MEM TYPE																																																																		
0	0	0	0	0	0	4MX32																																																																			
0	0	0	0	0	1	8MX32																																																																			
0	0	0	0	0	0	X 128M(M22), 256M(M24)																																																																			
0	0	0	0	1	X	X CS x1																																																																			
0	0	0	1	X	X	X 1.8V																																																																			
0	1	X	X	X	X	X 2.5V																																																																			
0	X	X	X	X	X	X Hynix																																																																			
1	X	X	X	X	X	X Samsung																																																																			




VDDR1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND

Place close to ASIC


PROJECT : NT2
Quanta Computer Inc.

ATI M24 MEM/STRAPS PIN






Size: Custom | Document number: | Rev: 2A
Date: Thursday, March 18, 2004 | Sheet: 15 of 38





Place at nets mid point




Place at nets mid point





At least a 2.5:1 spacing between the pair
These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory















At least a 2.5:1 spacing between the pair
These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory




SERIAL ROM





PROJECT : NT2
Quanta Computer Inc.



Size Custom	Document number	VGA DDR VRAM A CANNEL	Rev 1A
Date: Thursday, March 18, 2004	Sheet 17	of 38	






VGA DDR MEMORY B
 @64/128MBytes DDR 128Mbit 1MX32X4 uBGA

- MAB[0..13] 15,16
- MDB[0..63] 15,16
- DQMB[0..7] 15,16
- QSB[0..7] 15,16








CRT PORT




TV_OUT




BACKLIGHT CONTROL









CN24




CARBUS SLOT
FOX=WZ21131-G2
FOX=1CA4C5X2-TC




MC_PWR_CTRL low active(default) , or change register to high active




Six For 1 Card



IRLML5103
Rds (on) = 0.6













MC_PWR_CTRL low active(default) , or change register to high active



- Flash Media Layout Guidelines:
1. Signal traces should be 60 Ohm +/- 10%.
 2. All signal traces should be routed with equal propagation delay, and with trace lengths as short as practical.
 3. A 56 Ohm damping resistor for MS_CLK and SD_CLK should be placed near the PCI7411 source.

PROJECT : NT2
Quanta Computer Inc.


Size Custom Document number PCMCIA SOCKET/6-IN-1 Rev 2A
Date: Thursday, March 18, 2004 Sheet 21 of 38



NOTE:

- All 1394 signals must be routed on top side only
- 110 ohm +/- 5% differential pairs must be used
- Differential pairs must be 5 mills wide and 10 mills apart
- Parallelism must be maintained throughout differential pairs
- Minimum rise time @ 500 ps



- Fbw @ 700 MHz
- Lambda/2 = 3 inches
- Differential pair must be routed with equal lengths no longer than 3 inches
- Stubs must be kept as short as possible
- All components must be place as close to device as possible



BLUETOOTH










PROJECT : NT2
Quanta Computer Inc.








Size	Document number	Rev
Custom	1394 CONTROL/BLUETOOTH	1A
Date:	Thursday, March 18, 2004	Sheet 22 of 38




	RTL 8100C	RTL 8110S(B)
LAN_DVDD25/12	2.5V	1.2V
LAN_AVDD33/25	3.3V Analog	2.5V Analog
LAN_AVDD33	none	3.3V Analog
LAN_V12P	2.5V Analog	none(3.3V Ana.)

LAN_DVDD25/12-->1A
LAN_AVDD33/25-->300mA











AUDIO AMPLIFIER





GAIN0	GAIN1	Av
0	0	6dB
0	1	15.6dB
1	0	21.6dB
1	1	27.6dB




CD/PHONE INPUT & MONOOUT





3V AUD REGULATOR




5VAMP REGULATOR



PCSPK/PCMSPK GLUE LOGIC







EXT MIC




PROJECT : NT2
Quanta Computer Inc.

Size	Document number	Rev
Custom	AUDIO AMP, HEADPHONE&SPEAKER	1A
Date:	Thursday, March 18, 2004	Sheet 25 of 38





FOX-1CX43201
FOX-1CH4310C

CHANGE-2A



EMI




ADD-2A



PROJECT : NT2
Quanta Computer Inc.

Size Custom	Document number PCI EXPRESS CARD	Rev 2A
Date: Thursday, March 18, 2004	Sheet 26	of 38

(Don't support AC-LINK)



FOX=AS0A226-S15T





PROJECT : NT2
Quanta Computer Inc.


Size: Custom Document number: **MINI PCI & DOKING** Rev: 2A

Date: Thursday, March 18, 2004 Sheet: 27 of 38



HDD CONNECTOR



CABLESEL: H=SLAVE L=MASTER




ODD CONNECTOR




PLACEMENT NOTICE :

1. PUT THE BYPASS CAP AND INDUCTOR NEAR THE HDD AND ODD CONNECTOR
2. ALL DAMPING RESISTORS SHOULD NEAR ODD AND HDD CONNECTOR RESPECTIVELY
3. ALL PULLUP AND PULLDN SHOULD NEAR THE CONNECTOR
4. ALL IDE TRACE SHOULD KEEP 5:15 ID POSSIBLE AND 5:10 IS MINIMUM REQUIREMENT

SATA HDD CONNECTOR




*FOX=LD18071-S14L-7P








FAN1 PWM CONNECTOR

FAN2 PWM CONNECTOR













FAN3 ON/OFF CONNECTOR







- PLACEMENT NOTICE :**
1. ALL USB PORT RELATIVE R/C/L MUST NEAR USB CONNECTOR
 2. place the common-mode choke as close as possible to the connector pins
 3. max trace length mismatch between usb 2.0 signal pair should be no greater than 150 mils




ADD-2A FOR NT2B




ADD-2A FOR NT2B



USB3




LPC CONN



PROJECT : NT2
Quanta Computer Inc.



Size	Document number	USB PORT/LED	Rev
Custom			2A
Date:	Thursday, March 18, 2004	Sheet	29 of 38

KBC-NS87591L




		NS PC87591		ENE KB3910	
11	NC	TEST_TP	High: Clock Test Mode. Low: 32KHz clock in normal running. (Recommend)		
12	NC	DPLL_TP	High: Test mode, set K50 [0:15] and K5016 to become internal output. Low: Normal operation. (Recommend)		
105	TINT#	ISP_TP	High: Normal operation. (Recommend) Low: Enable ISP mode.		
124	ENVO	A0	Internal pull-down to GND. Set the Environment to OBD which is used for debugging the PC87591 firmware while it is mounted on its final production board.		
125	ENV1	XIOP_TP	External pull-up to 3VPCU by 10k. Set the Environment to OBD which is used for debugging the PC87591 firmware while it is mounted on its final production board.	High: Enable the internal pull-up resistor on XIOPS [F:0] pins. Low: Disable the internal pull-up resistor on XIOPS [F:0] pins.	
126	BADDR0	A2	Internal pull-down to GND. To set Super I/O configuration Base Address.		
127	BADDR1	A3	Internal pull-down to GND. To set Super I/O configuration Base Address.		
128	TRIS	DMRP_TP	Internal pull-down to GND. Normal operation.	High: Disable Memory Remapping Process. (Recommend) Low: Enable Memory Remapping Process	
131	SHBM	EMWB_TP	External pull-up to 3VPCU by 10k. Enable shared memory with host BIOS.	High: Enable Memory while Boot. (Recommend for shared BIOS application) Low: Disable Memory while Boot.	

I/O Address		
Index	Data	
0 0	2E	2F
0 1	4E	4F
1 0	HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)1	
1 1	Reserved	




BATTERY CHARGER




CELL-SET
 LOW = LDO/2 = 3 CELL
 HI = LDO = 4 CELL

200HZ==.0.39V--2.63V

AD SET	1.20W	1.26V
	1.35W	1.42V
	1.60W	1.73V
	1.80W	1.89V
	2.00W	2.10V
	2.20W	2.31V







G3 OFF
10A

G3 OFF
10A

50mls
Soft OFF

PROJECT : NT2 Quanta Computer Inc.	
Size	Document number
Custom	SYS POWER 3V & 5V MAX1999
Date:	Thursday, March 18, 2004
Sheet	33 of 38
Rev	2A



Northwood : Rdroop=2.26K
Vdroop=40.2uA*2.26K=91mV
Prescott : Rdroop=2.26K//16.2K=1.98K
Vdroop=49uA*1.98K=97mV




2V/ROFS=VOFS/RFB
Prescott : ROFS=PR14//PR79=265K
2V/265K=VOFS/1.98K;VOFS=15mV
Northwood : ROFS=340K
2V/340K=VOFS/2.26K;VOFS=13mV

Prescott : Northwood:
HFM=1.325V/80A HFM=1.55V/66A
LFM=1.15V/32A LFM=1.20V/34A
DRSM=0.8V/6A DRSM=1.0V/6A
Vos=1.7% Vos=1.7%
Load line=1.3mV/A Load line=1.5mV/A
Vdroop=80A*1.3mV=104mV Vdroop=66A*1.5mV=99mV


NO CPU ==> SHORT

PROJECT : NT2
Quanta Computer Inc.




Size	Document number	Rev
	VCORE-1(ISL6248)	2A
Date:	Thursday, March 18, 2004	Sheet 34 of 38



MAX1845






$$V_{out} = (1 + R_c/R_d) * 1$$



VGACORECTL

LO	1.2V
HI	1.0V





www.s-manuals.com