


LZ7 13" Block Diagram -- Intel Chief River UMA

POWER	
DC/DC 3V_PCU, 5V_PCU, +15V	Page 31
REGULATOR (DDR3) 1.5V_SUS, 0.75V_DDR_VTT	Page 32
REGULATOR 1.05V&1.8V	Page 33
REGULATOR VCCSA	Page 34
CPU Core	Page 35
Charger	Page 36
RUN POWER SW/Discharge 5V_SUS, 3V_S5, 5V_S5 +3V, +5V	Page 37

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : IN3
- LAYER 7 : SGND1
- LAYER 8 : BOT




- Environment temperature Thermal Sensor (Page 27)
- Charger temperature Thermal Sensor (Page 27)
- DDR Thermal Sensor (Page 27)

Table of Contents



PAGE	DESCRIPTION
01	LOCK DIAGRAM(UMA)
02	FRONT PAGE
03-06	Sandy Bridge
07-12	Cougar Point-PCH
13	DDRIII SO-DIMM
15	PS8622 LVDS converter
16	LCD/CAMERA
17	HDMI CONN
18	AUDIO (CX20671-21Z, SPK)
19	LAN[RTL8105E]
20	SATA
21	Card Reader-AU6435B52-GDL
22	USB2.0 X2/USB3.0 X2
23	MINI Card (SSD)
24	WLAN/BT
25	KB/TP/LID/AUDIO USB Conn
26	Blank
27	FAN/Thermal
28	KBC IT8518/19
29	SW/LED
30	Screw Hole/EMI/ESD
31	Power Block Diagram
32	3V/5V (TPS51123ARGERR)
33	Discharge
34	CHARGER (BQ24725)
35	DDR3/0.75V (TPS51216)
36	+1.05V(RT8240B)
37	VCCSA (RT8241A)
38	1.8V(TPS54318)
39	CPU(ISL95831)IMVP1+1
40	Power On Sequence
41	EC RECORD DV
42	Power EC RECORD DV
43	
44	
45	
46	
47	

Power States



POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	16, 32, 34, 35, 36, 37, 39	MAIN POWER		S0~S5
+3V_RTC	+3.0V~+3.3V	7, 8, 11, 28	RTC		S0~S5
3VPCU	+3.3V	8, 16, 19, 25, 28, 29, 32, 33, 34, 38	IT8518/19 POWER	3V5V_EN	S0~S5
5VPCU	+5V	16, 32, 33, 35, 36, 37, 38, 39	DC/DC POWER IC SOURCE	3V5V_EN	S0~S5
15V	15V	16, 32, 33, 35	LARGE POWER	3V5V_EN	S0~S5
LANVCC	+3.3V	19, 33	LAN POWER	LAN_ON	
5V_S5	+5V	11, 22, 33	PCH SUS POWER	S5_ON	S0~S3
3V_S5	+3.3V	3, 7, 8, 9, 10, 11, 24, 33	Sys Management,PCH Resume Well, USB,WLAN,WiMAX POWER	S5_ON	S0~S3
5VSUS	+5V		SLP_S4# CTRLD POWER	SUSON	S0~S3
3VSUS	+3.3V		SLP_S4# CTRLD POWER	SUSON	S0~S3
1.5V_SUS	+1.5V	3, 11, 13, 33, 35	DDR3 SODIMM POWER	SUSON	S0~S3
+0.75V_DDR_VTT	+0.75V	7, 11, 16, 17, 18, 20, 27, 33, 34	DDR3 SODIMM REFERENCE POWER	MAINON	S0
+5V	+5V	16, 32, 34, 35, 36, 37, 39	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	3, 7, 8, 9, 10, 11, 13, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 27, 28, 32, 33, 34, 35, 36, 37, 38, 39	SLP_S3# CTRLD POWER	MAINON	S0
+VCC_GFX		5, 39	VGA CORE POWER	MAINON	S0
VCCSA	+0.8V~+0.9V	5, 33, 37	Sandy Bridge Power	MAINON	S0
+1.8V	+1.8V	5, 8, 11, 33, 38	LVDS,NVM POWER	MAINON	S0
+1.05V	+1.05V	3, 5, 7, 8, 9, 11, 15, 33, 36	Sandy Bridge VTT POWER/PCH CORE POWER	MAINON	S0
+VCC_CORE		5, 6, 39	CPU CORE POWER	VRON	S0
+LCDVCC	+3.3V	16	LCD Power	ENVDD	S0
+3V_HDD	+3V	20	ODD Power	ODD_5V_ON	S0
+5V_HDD	+5V	20	HDD Power	MAINON#	S0
BAT-V	+10V~+17V	34	MAIN BATTERY	CHG_PBATT	S0~S5
+1.5V_CPU	+1.5V	3, 5, 35	DDR3 1.5V Rails	PS_S3CNTRL	S0



eDP_COMP connect to PIN AF3 W:4mils/S:15mils/L: 500mils.
eDP_COMP connect to PIN AD2 W:12mils/S:15mils/L: 500mils.




E
C
-
A
-
2
3




1.5V_SUS	11,13,33,35
+1.05V	5,7,8,9,11,33,36
+1.3V_CPU	5,35
3V_S5	7,8,9,10,11,18,24,29,33
+3V	7,8,9,10,11,13,16,17,18,19,20,21,23,24,25,27,28,32,33,34,35,36,37,38,39

DP & PEG Compensation



eDP_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms
PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms

Processor pull-up (CPU)








PROJECT : LZ7
Quanta Computer Inc.

Size	Document Number	SNB 1/4 (PCIe&DMI&FDI)	Rev	1A
	Custom			

Date: Wednesday, December 21, 2011 Sheet 3 of 42

Ivy Bridge Processor (DDR3)







Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP





CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled




Cougar Point/Panther Point (DMI, FDI, PM)


Cougar Point/Panther Point (LVDS, DDI)





PCH Pull-high/low(CLG)




System PWR_OK(CLG)





INT HDMI DETECT





DPWROK FOR DSW (DEEP S3)



Cougar Point/Panther Point (HDA, JTAG, SATA)






08



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella	No reboot mode setting	PWROK 0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	
GNT3# / GPIO55	Top-Block Swap Override	Top-Block Swap Override	PWROK 0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	
INTVRMEN	Integrated 1.05V VRM enable	Integrated 1.05V VRM enable	ALWAYS Should be always pull-up	
HDA_SDO	Flash Descriptor Security Only for Interposer	Flash Descriptor Security Only for Interposer	PWROK 0 = effective(Default: weak pull down) 1 = Override	
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS]
GPIO19	Different from Calpella	Boot BIOS Selection 0 [bit-0]	PWROK	
GNT2# / GPIO53	ESI strap (Server only)	ESI strap (Server only)	PWROK Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
DF_TVS	DMI Termination voltage IVY:0 SANDY:1	DMI Termination voltage IVY:0 SANDY:1	PWROK weak pull-down 20kohm	
HDA_SYNC	On-Die PLL VR Voltage Select	On-Die PLL VR Voltage Select	RSMRST 0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	
GPIO15	Intel ME Crypto Transport Layer Security cipher suite	Intel ME Crypto Transport Layer Security cipher suite	Low = Disable (Default) High = Enable	
GPIO28	Different from Calpella	On-die PLL Voltage Regulator	RSMRST# 0 = Disable 1 = Enable (Default)	
DSWVREN	0: disable 1: enable	0: disable 1: enable		












Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)

3V_S5 3.7,8,9,11,18,24,29,33
+3V 3.7,8,9,11,13,16,17,18,19,20,21,23,24,25,27,28,32,33,34,35,36,37,38,39

10



GPIO Pull-up/Pull-down(CLG)





	Optimus	UMA
Stuff	R1566	R1565
No Stuff	R1565	R1566

A circuit shows DGPU_PRSN#T# connected to +3V through resistor R441 (DIS@100K 4) and UMA@10K 4.

BOARD ID SETTING



Board ID For Function	ID1 GPIO6	ID2 GPIO16	ID3 GPIO13
SDV			
SIV			
SVI	0	1	0
SOVP			


	SYSTEM_ID
L27	0
L28	1














Cougar Point/Panther Point (GND)

Cougar Point/Panther Point (GND)








+3V	3, 7, 8, 9, 10, 11, 13, 17, 18, 19, 20, 21, 23, 24, 25, 27, 28, 32, 33, 34, 35, 36, 37, 38, 39
3VPCU	7, 8, 19, 24, 28, 29, 32, 33, 34, 38
15V	32, 33, 35
+5V	7, 8, 11, 17, 18, 20, 27, 33, 34
VIN	32, 34, 35, 36, 37, 39
5VPCU	32, 33, 35, 36, 37, 38, 39



Note:
To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX_3.3 pins must be powered by a rail that is not removed unless AC power is removed.

AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.


Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms). Place bypass caps very close to device.



Mount R370A (20K) Vendor suggestion

Port Configuration





- Port A: Headphone jack (jack shared with S/PDIF)
- Port B: Internal analog mono or stereo MIC.
- Port C: Microphone jack
- Port G: Internal stereo speakers
- Port J: Optional Internal stereo digital mic
- Port H: S/PDIF (jack shared with headphone)



S
H
B
a
d
p
h
o
n
e
m
b
g
f

C
o
m
b
o










3,7,8,9,10,11,13,16,17,18,19,21,23,24,25,27,28,32,33,34,35,36,37,38,39
 7,8,11,17,18,27,33,34



SATA REDRIVER

PROJECT: L27
Quanta Computer Inc.

Size	Document Number	Rev
	SATA	1A
Date:	Wednesday, December 21, 2011	Sheet 20 of 42






Mini PCI-E Card SSD

3,7,8,9,10,11,13,16,17,18,19,20,21,24,25,27,28,32,33,34,35,36,37,38,39
11,24,35




23



		PROJECT : LZ7	
		Quanta Computer Inc.	
Size Custom	Document Number	MINI Card (SSD)	
Date:	Wednesday, December 21, 2011	Sheet	23 of 42
		Rev	1E

MiniCard WLAN connector

+1.5V	11,35
3V_S5	3,7,8,9,10,11,18,29,33
3VPCU	7,8,16,19,28,29,32,33,34,38
+3V	3,7,8,9,10,11,13,16,17,18,19,20,21,23,25,27,28,32,33,34,35,36,37,38,39



PROJECT: LZ7
Quanta Computer Inc.

Size	Document Number	Rev
	WLAN/BT	1A
Date:	Wednesday, December 21, 2011	Sheet 24 of 42

5

4

3

2

1

D

D

C


C

B

B

A

A

		PROJECT : LZ7	
		Quanta Computer Inc.	
Size	Document Number	Rev	
	BLANK	1A	
Date:	Wednesday, December 21, 2011	Sheet	26 of 42

5

4




3

2





1



EC-B-07
EC-A-25










NOTE:
Place Cap near U7 pin3



PROJECT: LZ7
Quanta Computer Inc.



Size	Document Number	Rev
	FAN/Thermal	1A
Date:	Wednesday, December 21, 2011	Sheet 27 of 42




Board ID

R315	FLASH TYPE SELECT
High	LPC/FWH FLASH ROM
Low	SPI FLASH ROM (Default)


+3V	3,7,8,9,10,11,13,16,17,18,19,20,21,23,24,25,27,28,32,33,34,35,36,37,38,39
3VPCU	7,8,16,19,24,28,32,33,34,38
3V_S5	3,7,8,9,10,11,18,24,33



Hole for CPU support




MiniCard SSD




MiniCard WLAN




PAD





Boundary Hole



Round screw hole



 PROJECT : LZ7 Quanta Computer Inc.		Size	Document Number	Rev
		Screw Hole/EMI		
Date:	Wednesday, December 21, 2011	Sheet	30	of 42



+5VPCU
 $F_s=365K$
 TDC :4.2A
 PEAK :5.2A
 OCP :7A


+3VPCU
 $F_s=460K$
 TDC :4A
 PEAK :5A
 OCP :7A

E
C
P
-
S





P
R
6
0


PROJECT : I27
Quanta Computer Inc.

Size	Document Number	Rev
	3V/5V (TPS51123ARGERR)	
Date:	Wednesday, December 21, 2011	Sheet 32 of 42







3V_S5, 5V_S5







System Adaptor
DC-IN











G0	G1	VCCSA
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

default 0.9V

+VCCSA
 Fs=300K
 TDC :4.8A
 PEAK :6A
 OCP :8A





+VCC_GFX
 Fs=300K
 TDC:21.5A
 OCP :28A


+VCC_CORE
 Fs=300K
 TDC:25A(TDP UP)
 OCP :33A

E C P S I T - 8

E C P S I T - 8

E C	P G	D A/mm/dd	P A	D E
EC-A-01	10,16	11/10/04	R505, C506, C507, Q41, Q42, R502, R503, R504	change GPIO35 to CCD_ON for bios request, Add camera control circuit
EC-A-02	18	11/10/11	Q16, R373, C393, R360, R369, R368, C386, U17	modify audio combo jack circuit for audio plug in/out nosie
EC-A-03	25	11/10/11	CN18, C348, C356, CR352	Delete C348, C356, R352 change CN18 Pin define
EC-A-04	29	11/10/12	CN5, CN11	Change CN5, CN11 footprint from pitch 1.0mm to 0.5mm
EC-A-05	17,19	11/10/12	CN10, CN9	Change CN9, CN10 footprint to correct one
EC-A-06	7,28	11/10/17	R608, R509, R112	Add DEEP S3 function
EC-A-07	10	11/10/17	R88, R93	R93 Asm, R88 noAsm for Change Board ID to SIV stage
EC-A-08	27	11/10/17		Add EC detect Fan speed circuit
EC-A-09	28	11/10/17		Change EC pin define, PIN94 connect to PWR_WHITE, PIN28 connect to FAN_PWM_R, PIN47 connect to FANSIG_R
EC-A-10	28	11/10/17	R316, R490	Del R316 for pin94 use PWR_WHITE signal No Asm R490 for EC use internal clock
EC-A-11	24	11/10/17	Q14, R331	Q14 Asm, R331 No Asm for input AOAC function
EC-A-12	11	11/10/17		Add DEEP S3 function
EC-A-13	16,22,25	11/10/17	CML1, CML2, CML3, CML4, R320, R318, R271, R270	CML2, CML3 CML4 asm R320, R318, R271, R270 R345, R346 noasm for EMI request Change common choke footprint from CHOKENCCM20C900-TR-4P to choke-dlw21s-4p for SMT request
EC-A-14	9,16,27	11/10/17	Q25, Q24, Q26, Q27, Q31, Q34, Q44, Q45, Q49, Q47, Q3, Q5	del Q25, Q24, Q26, Q27, Q31, Q34, Q3, Q5 Add Q44, Q45, Q47, Q49 change from mos to Dual mos (sot363)
EC-A-15	24	11/10/17	C489	Change footprint from CH6101K9A14 0805 to CH6101M1904 0603 for ME Height limit
EC-A-16	7	11/10/18	R185	R185 asm for System PWR_OK tune
EC-A-17	22	11/10/18	CML5, 6, 7, 8 R512, R513, R514, R515, R516, R517, R518, R519	Reserve CML5, 6, 7, 8 R512, R513, R514, R515, R516, R517, R518, R519 asm for EMI request
EC-A-18	5	11/10/19	C508	Add 10uF 6.3V Cap on VCCSA for INTEL DG request
EC-A-19	7	11/10/21	R4, R5, R6, R379, R380, R381	Delete Reserve LVDS signal from PCH
EC-A-20	8	11/10/21		Delete SATA2 for PCH Change to HM77
EC-A-21	25	11/10/21		Change CN6 footprint from GB1RF260-1253-8F to 88513-2641-26p-1-smt for SMT request
EC-A-22	15	11/10/21	C21, C22, C33, C35, C44, C48, C50, C51, C52, C58, C65, C66, C87, C418, C420, C424, L4, L6, L7, L18, Q19, Q48, Q48, R48, R53, R60, R61, R63, R64, R66, R68, R75, R81, R94, R95, R96, R97, R103, R385, R393, U2, U18	Delete eDP to LVDS IC Page
EC-A-23	3	11/10/21	RP7, R447, R448, R467, C449, C450, C453, C452	R467, RP7 no asm, R447, R448 asm for eDP function disable
EC-A-24	3	11/10/21	R478, U23, R482, Q38, R120, R477	R478, R482, Q38 asm, U23, R120, R477 Noasm Delete AND GATE for intel CRB Suggest
EC-A-25	27	11/10/21	Q35	Add Q35 for thermal request
EC-A-26	18,28,29	11/10/22	C406, C407, C410, C411, C302, C262, C263, C264	audio C406, C407, C410, C411 (CH4102K1B03) asm EC C302 (CH01506JBD9) asm LED C262, C263, C264 (CH12206JB00) asm for EMI request
EC-A-27	25	11/10/22	CA1, CA2, CA3, CA4, CA5	CA1, 2, 3, 4, 5 asm for KB EMI request
EC-A-28	17	11/10/22	R248, R243, R241, R238	R248, R243, R241, R238 asm for HDMI EMI request
EC-A-29	19	11/10/24	C509, C510, C511, C512	Reserve C509, C510, C511, C512 for LAN EMI request
EC-A-30	18	11/10/24	R386, R387, R388, R389, R366, C387	R386, R387, R388, R389 change to CX8PG181001 R366 Change to CX471110000 C387 Change to CH0226F0B05 for EMI request
EC-A-31	25	11/10/24	CA6, C513, C514, C515, C516	delete CA6 and change from cap array to cap 0402 C513, C514, C515, C516 asm for EMI request
EC-A-32	8	11/10/24	R84, C369	Change R84 to CS02202FB12 change C369 to CH01506JBD9 for EMI request
EC-A-33	22	11/10/24	U24	Change U24 from G547E2P81U to G547N1P81U for 3.7A usb3.0 2 port Current
EC-A-34	11	11/10/24	C15, C17, C18	C15, C17, C18 asm for VCCDAC ripple voltage issue
EC-A-35	20	11/10/27		Del R276, R279, R281, R287 for SATA TX RX Signal line Branch too long issue
EC-A-36	18	11/10/27	C383, C363, C351, C365, C353, C352	C383, C363, C351, C365, C353, C352 noasm for FAE Suggest
EC-A-37	20	11/10/27	R307, R305	R307, R305 No asm, for Boost mode change to Standard mode
EC-A-38	16,25	11/10/31	U1, RV7, RV8	U1, RV7, RV8 asm, for ESD request

EC NO.	PG.	DATE	DART REFERENCE	DESCRIPTION
EC-P-SIV-1	32		PR157,PR151	3VPCU,5VPCU OCP set
EC-P-SIV-2	34		PJP1	Change DC-IN CONN footprint
EC-P-SIV-3	34		PF1,PF2	Change Fuse footprint
EC-P-SIV-4	34		PQ26	Change N-MOSFET with built-in Schottky diode
EC-P-SIV-5	34		EL2	Add charger bead
EC-P-SIV-6	34		PR85	Change PR85 to 10mohm
EC-P-SIV-7	34		PR13	Change PR13 footprint
EC-P-SIV-8	34		PR11,PR12	Change ACDET voltage
EC-P-SIV-9	34		PR92,PR93	Change ILIM voltage
EC-P-SIV-10	34			Modify MBDATA,MBCLK
EC-P-SIV-11	35		PJP8,PJP9	Change to default short
EC-P-SIV-12	35		PC144	Change to NC
EC-P-SIV-13	35		PR32	Change PR32 footprint
EC-P-SIV-14	35			Change PU7 GND
EC-P-SIV-15	35		PR138	Change PR138 for 1.5V regulation
EC-P-SIV-16	35		PD14	Add PD14 for S3
EC-P-SIV-17	35		PJP6	Change to default short
EC-P-SIV-18	35			Change netname for EE request
EC-P-SIV-19	36		PJP3,PJP4	Change to default short
EC-P-SIV-20	36		PR105	Change PR105 to 48.7K for OCP set
EC-P-SIV-21	36		PR99,PR100 PR101,PR104	Change PR99 & PR100 to 0ohm,Change PR101 & PR104 to NC
EC-P-SIV-22	37		PJP5	Change to default short
EC-P-SIV-23	37		PR86	Change PR86 to 60.4K for OCP set
EC-P-SIV-24	37		PR83,PR84	Change PR84 to 0ohm,Change PR83 to NC
EC-P-SIV-25	37		PU3	Change PU3 to RT8241E for VCCS voltage level
EC-P-SIV-26	38		PJP9	Change to default short
EC-P-SIV-27	39		PL8,PL9	Change PL8,PL9 footprint
EC-P-SIV-28	39		ER5,EC5	Add ER5,EC5 for EMI request
EC-P-SIV-29	39		PC20	Change PC20 to 0.22uF for CPU transient
EC-P-SIV-30	39		RV10	Add RV10 for ESD request
EC-P-SIV-31	39		PR23	Change PR23 to 20K for CPU IMON
EC-P-SIV-32	39		PR34	Change PR34 to 604ohm for GFX OCP&loadline


PROJECT : LZ7
Quanta Computer Inc.

Size	Document Number	Rev
	Power EC List	
Date:	Wednesday, December 21, 2011	Sheet 42 of 42