

UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

Intel PCH(Panther Point)

DY :NotInstalled

UMA:UMA platform installed


OPS:Optimus

HR:Huron River

CR:Chief River

V: V-Series installed


<Core Design>

		Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C
Title		
Cover Page		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 1	of 103

Block Diagram (UMA/Optimus co-lay)

<http://laptopblue.vn>

	LA480	LA580
Project Code	91.4TD01.001	91.4TE01.001
PCB P/N	11264	11273
Revision	SC	SC



CPU DC/DC TPS51640 42~43	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC TPS51219 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC TPS51225 41	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC RT8207M 46	
INPUTS	OUTPUTS
DCBATOUT	0D75V_S0 1D5V_S3 DDR_VREF_S3
SYSTEM DC/DC TPS51640 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
VGA TPS51728 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
TI CHARGER BQ24737 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT
SYSTEM DC/DC RT8068A 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0
LDO RT8207 46	
INPUTS	OUTPUTS
5V_S5	0D75V_S0
PCB LAYER	
L1:Top	L5:VCC
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Signal

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3		ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN		ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

PCIe Routing

LANE	Routing
LANE1	X
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	Intel GBE LAN / LAN
LANE7	X
LANE8	Express Card

USB Table port9 is debug port

Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	New Card

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV		
Device		Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	N/A
3	N/A
4	ODD
5	ESATA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3 Document Number **LA480** Rev **SD**

Date: Friday, January 06, 2012 Sheet 3 of 103

SSID = CPU


http://laptopblue.vn

01.001VY.000 IVY BRIDGE ORCAD SYMBOL.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.


Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect



Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.



NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.



NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
CPU (PCIE/DMI/FDI)
LA480
Date: Friday, January 06, 2012 Sheet 4 of 103


SSID = CPU

http://laptopblue.vn




DEL U501
DEL R519
DEL C503
DEL R517
DEL R515


ASM R510
ASM R509




SANDY
62.10055.421
2nd = 62.10040.771




Disabling Guidelines:
 If motherboard only supports external graphics:
 Connect DPLL_REF_SSCLK on Processor to GND through
 1K +/- 5% resistor.
 Connect DPLL_REF_SSCLK# on Processor to VCCP
 through 1K +/- 5% resistorpower (~15 mW) may be
 wasted.



In order to minimize resistance, use thick traces to
 route all COMP signals, use 10-mils wide trace for
 routing less than 500 mils, or 20-mils wide trace
 for routing between 500 mils and 1000 mils. Keep
 20-mils spacing to any other signals in order to
 minimize crosstalk.





SANDY
62.10055.421
2nd = 62.10040.771

SANDY
62.10055.421
2nd = 62.10040.771

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (DDR)**

Size: A3 | Document Number: **LA480** | Rev: SD


Date: Friday, January 06, 2012 | Sheet: 6 of 103

SSID = CPU


http://laptopblue.vn




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**

Size: A3 Document Number: **LA480** Rev: SD

Date: Friday, January 06, 2012 Sheet 7 of 103



- VCC CORE
- SANDY
- AG35 VCC
 - AG34 VCC
 - AG33 VCC
 - AG32 VCC
 - AG30 VCC
 - AG29 VCC
 - AG28 VCC
 - AG27 VCC
 - AG26 VCC
 - AF35 VCC
 - AF34 VCC
 - AF33 VCC
 - AF32 VCC
 - AF31 VCC
 - AF30 VCC
 - AF29 VCC
 - AF28 VCC
 - AF27 VCC
 - AF26 VCC
 - AD35 VCC
 - AD34 VCC
 - AD33 VCC
 - AD32 VCC
 - AD31 VCC
 - AD30 VCC
 - AD29 VCC
 - AD28 VCC
 - AD27 VCC
 - AD26 VCC
 - AC35 VCC
 - AC34 VCC
 - AC33 VCC
 - AC32 VCC
 - AC31 VCC
 - AC30 VCC
 - AC29 VCC
 - AC28 VCC
 - AC27 VCC
 - AC26 VCC
 - AA35 VCC
 - AA34 VCC
 - AA33 VCC
 - AA32 VCC
 - AA31 VCC
 - AA30 VCC
 - AA29 VCC
 - AA28 VCC
 - AA27 VCC
 - AA26 VCC
 - Y35 VCC
 - Y34 VCC
 - Y33 VCC
 - Y32 VCC
 - Y31 VCC
 - Y30 VCC
 - Y29 VCC
 - Y28 VCC
 - Y27 VCC
 - Y26 VCC
 - Y25 VCC
 - Y24 VCC
 - Y23 VCC
 - Y22 VCC
 - Y21 VCC
 - Y20 VCC
 - Y19 VCC
 - Y18 VCC
 - Y17 VCC
 - Y16 VCC
 - Y15 VCC
 - Y14 VCC
 - Y13 VCC
 - Y12 VCC
 - Y11 VCC
 - Y10 VCC
 - Y9 VCC
 - Y8 VCC
 - Y7 VCC
 - Y6 VCC
 - Y5 VCC
 - Y4 VCC
 - Y3 VCC
 - Y2 VCC
 - Y1 VCC
 - U35 VCC
 - U34 VCC
 - U33 VCC
 - U32 VCC
 - U31 VCC
 - U30 VCC
 - U29 VCC
 - U28 VCC
 - U27 VCC
 - U26 VCC
 - U25 VCC
 - U24 VCC
 - U23 VCC
 - U22 VCC
 - U21 VCC
 - U20 VCC
 - U19 VCC
 - U18 VCC
 - U17 VCC
 - U16 VCC
 - U15 VCC
 - U14 VCC
 - U13 VCC
 - U12 VCC
 - U11 VCC
 - U10 VCC
 - U9 VCC
 - U8 VCC
 - U7 VCC
 - U6 VCC
 - U5 VCC
 - U4 VCC
 - U3 VCC
 - U2 VCC
 - U1 VCC
 - R35 VCC
 - R34 VCC
 - R33 VCC
 - R32 VCC
 - R31 VCC
 - R30 VCC
 - R29 VCC
 - R28 VCC
 - R27 VCC
 - R26 VCC
 - P35 VCC
 - P34 VCC
 - P33 VCC
 - P32 VCC
 - P31 VCC
 - P30 VCC
 - P29 VCC
 - P28 VCC
 - P27 VCC
 - P26 VCC

PEG AND DDR

SVID




SENSE LINES

- VCCIO
- AH13 VCCIO
 - AH10 VCCIO
 - AG10 VCCIO
 - Y10 VCCIO
 - L10 VCCIO
 - P10 VCCIO
 - L14 VCCIO
 - J13 VCCIO
 - J12 VCCIO
 - J11 VCCIO
 - H14 VCCIO
 - H12 VCCIO
 - H11 VCCIO
 - G14 VCCIO
 - G13 VCCIO
 - G12 VCCIO
 - F14 VCCIO
 - F13 VCCIO
 - F12 VCCIO
 - F11 VCCIO
 - E14 VCCIO
 - E12 VCCIO
 - E11 VCCIO
 - D14 VCCIO
 - D13 VCCIO
 - D12 VCCIO
 - D11 VCCIO
 - C14 VCCIO
 - C13 VCCIO
 - C12 VCCIO
 - C11 VCCIO
 - B14 VCCIO
 - B12 VCCIO
 - B11 VCCIO
 - A13 VCCIO
 - A12 VCCIO
 - A11 VCCIO
 - J23 VCCIO

- VIDALERT#
- AJ29 H_CPU_SVIDALRT#
 - AJ30 H_CPU_SVIDCLK
 - AJ28 H_CPU_SVIDDAT

- VCC SENSE
- AJ35 VCCSENSE
 - AJ34 VSSSENSE
- VCCIO SENSE
- B10 VCCIO_SENSE
 - A10 VSSIO_SENSE

For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (VCC CORE)**

Size: Custom	Document Number: LA480	Rev: SD
Date: Friday, January 06, 2012	Sheet: 8 of 103	

0511-CHECK CAP



POWER



SANDY
62.10055.421
2nd = 62.10040.771

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

VAXG_SENSE AK35
VSSAXG_SENSE AK34

VCC_AXG_SENSE 42
VSS_AXG_SENSE 42

+V_SM_VREF_CNT should have 10 mil trace width

SM_VREF AL1

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

VDDQ : 5A

VDDQ AF7
VDDQ AF4
VDDQ AC7
VDDQ AC4
VDDQ AC1
VDDQ Y7
VDDQ Y4
VDDQ Y1
VDDQ LJ7
VDDQ LJ4
VDDQ LJ1
VDDQ P7
VDDQ P4
VDDQ P1

VCCA : 6A

VCCSA M27
VCCSA M26
VCCSA L26
VCCSA J26
VCCSA J25
VCCSA J24
VCCSA H26
VCCSA H25


+V0.85S - VCCSA - System Agent rail voltage can be [0.9, 0.725, 0.8, 0.675] V for IVB [0.9, 0.8] V for SNB

VCCSA_SENSE H23

VCCSA_SELECT0 48
VCCSA_SELECT1 48

FC_C22
VCCSA_VID1

RN901
SRN1KJ7-GP





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VCC GFXCORE)		
Size A3	Document Number LA480	Rev SD
Date Friday, January 06, 2012	Sheet 9	of 103

SSID = CPU

http://laptopblue.vn



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size: A3	Document Number: LA480	Rev: SD
Date: Friday, January 06, 2012	Sheet: 10	of 103

BLANK

<Core Design>


		Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C
---	--	--

Title		
<Title>		

Size A4	Document Number LA480	Rev SD
------------	--------------------------	-----------

VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

CAD Note: All VREF traces should have 20:20 mil trace geometry. Note that while 20 mil trace width is optimal, short violations are acceptable if required due to tight routing constraints.



http://laptopblue.vn

BLANK

<Core Design>

		Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C
---	--	--


Title		
<Title>		

Size	Document Number	Rev
A4	LA480	SD

SSID = MEMORY


<http://laptopblue.vn>

M.A_A150[6]	M.A_A0	86	M.A_A0	86	M.A_A0	86
	M.A_A1	87	M.A_A1	87	M.A_A1	87
	M.A_A2	88	M.A_A2	88	M.A_A2	88
	M.A_A3	89	M.A_A3	89	M.A_A3	89
	M.A_A4	90	M.A_A4	90	M.A_A4	90
	M.A_A5	91	M.A_A5	91	M.A_A5	91
	M.A_A6	92	M.A_A6	92	M.A_A6	92
	M.A_A7	93	M.A_A7	93	M.A_A7	93
	M.A_A8	94	M.A_A8	94	M.A_A8	94
	M.A_A9	95	M.A_A9	95	M.A_A9	95
	M.A_A10	96	M.A_A10	96	M.A_A10	96
	M.A_A11	97	M.A_A11	97	M.A_A11	97
	M.A_A12	98	M.A_A12	98	M.A_A12	98
	M.A_A13	99	M.A_A13	99	M.A_A13	99
	M.A_A14	100	M.A_A14	100	M.A_A14	100
	M.A_A15	101	M.A_A15	101	M.A_A15	101
	M.A_BA2	102	M.A_BA2	102	M.A_BA2	102
	M.A_BS2	103	M.A_BS2	103	M.A_BS2	103
	M.A_BS0	104	M.A_BS0	104	M.A_BS0	104
	M.A_BS1	105	M.A_BS1	105	M.A_BS1	105
	M.A_DS[6]	106	M.A_DS[6]	106	M.A_DS[6]	106
	M.A_DS[7]	107	M.A_DS[7]	107	M.A_DS[7]	107
	M.A_DS[8]	108	M.A_DS[8]	108	M.A_DS[8]	108
	M.A_DS[9]	109	M.A_DS[9]	109	M.A_DS[9]	109
	M.A_DS[10]	110	M.A_DS[10]	110	M.A_DS[10]	110
	M.A_DS[11]	111	M.A_DS[11]	111	M.A_DS[11]	111
	M.A_DS[12]	112	M.A_DS[12]	112	M.A_DS[12]	112
	M.A_DS[13]	113	M.A_DS[13]	113	M.A_DS[13]	113
	M.A_DS[14]	114	M.A_DS[14]	114	M.A_DS[14]	114
	M.A_DS[15]	115	M.A_DS[15]	115	M.A_DS[15]	115
	M.A_DS[16]	116	M.A_DS[16]	116	M.A_DS[16]	116
	M.A_DS[17]	117	M.A_DS[17]	117	M.A_DS[17]	117
	M.A_DS[18]	118	M.A_DS[18]	118	M.A_DS[18]	118
	M.A_DS[19]	119	M.A_DS[19]	119	M.A_DS[19]	119
	M.A_DS[20]	120	M.A_DS[20]	120	M.A_DS[20]	120
	M.A_DS[21]	121	M.A_DS[21]	121	M.A_DS[21]	121
	M.A_DS[22]	122	M.A_DS[22]	122	M.A_DS[22]	122
	M.A_DS[23]	123	M.A_DS[23]	123	M.A_DS[23]	123
	M.A_DS[24]	124	M.A_DS[24]	124	M.A_DS[24]	124
	M.A_DS[25]	125	M.A_DS[25]	125	M.A_DS[25]	125
	M.A_DS[26]	126	M.A_DS[26]	126	M.A_DS[26]	126
	M.A_DS[27]	127	M.A_DS[27]	127	M.A_DS[27]	127
	M.A_DS[28]	128	M.A_DS[28]	128	M.A_DS[28]	128
	M.A_DS[29]	129	M.A_DS[29]	129	M.A_DS[29]	129
	M.A_DS[30]	130	M.A_DS[30]	130	M.A_DS[30]	130
	M.A_DS[31]	131	M.A_DS[31]	131	M.A_DS[31]	131
	M.A_DS[32]	132	M.A_DS[32]	132	M.A_DS[32]	132
	M.A_DS[33]	133	M.A_DS[33]	133	M.A_DS[33]	133
	M.A_DS[34]	134	M.A_DS[34]	134	M.A_DS[34]	134
	M.A_DS[35]	135	M.A_DS[35]	135	M.A_DS[35]	135
	M.A_DS[36]	136	M.A_DS[36]	136	M.A_DS[36]	136
	M.A_DS[37]	137	M.A_DS[37]	137	M.A_DS[37]	137
	M.A_DS[38]	138	M.A_DS[38]	138	M.A_DS[38]	138
	M.A_DS[39]	139	M.A_DS[39]	139	M.A_DS[39]	139
	M.A_DS[40]	140	M.A_DS[40]	140	M.A_DS[40]	140
	M.A_DS[41]	141	M.A_DS[41]	141	M.A_DS[41]	141
	M.A_DS[42]	142	M.A_DS[42]	142	M.A_DS[42]	142
	M.A_DS[43]	143	M.A_DS[43]	143	M.A_DS[43]	143
	M.A_DS[44]	144	M.A_DS[44]	144	M.A_DS[44]	144
	M.A_DS[45]	145	M.A_DS[45]	145	M.A_DS[45]	145
	M.A_DS[46]	146	M.A_DS[46]	146	M.A_DS[46]	146
	M.A_DS[47]	147	M.A_DS[47]	147	M.A_DS[47]	147
	M.A_DS[48]	148	M.A_DS[48]	148	M.A_DS[48]	148
	M.A_DS[49]	149	M.A_DS[49]	149	M.A_DS[49]	149
	M.A_DS[50]	150	M.A_DS[50]	150	M.A_DS[50]	150
	M.A_DS[51]	151	M.A_DS[51]	151	M.A_DS[51]	151
	M.A_DS[52]	152	M.A_DS[52]	152	M.A_DS[52]	152
	M.A_DS[53]	153	M.A_DS[53]	153	M.A_DS[53]	153
	M.A_DS[54]	154	M.A_DS[54]	154	M.A_DS[54]	154
	M.A_DS[55]	155	M.A_DS[55]	155	M.A_DS[55]	155
	M.A_DS[56]	156	M.A_DS[56]	156	M.A_DS[56]	156
	M.A_DS[57]	157	M.A_DS[57]	157	M.A_DS[57]	157
	M.A_DS[58]	158	M.A_DS[58]	158	M.A_DS[58]	158
	M.A_DS[59]	159	M.A_DS[59]	159	M.A_DS[59]	159
	M.A_DS[60]	160	M.A_DS[60]	160	M.A_DS[60]	160
	M.A_DS[61]	161	M.A_DS[61]	161	M.A_DS[61]	161
	M.A_DS[62]	162	M.A_DS[62]	162	M.A_DS[62]	162
	M.A_DS[63]	163	M.A_DS[63]	163	M.A_DS[63]	163
	M.A_DS[64]	164	M.A_DS[64]	164	M.A_DS[64]	164
	M.A_DS[65]	165	M.A_DS[65]	165	M.A_DS[65]	165
	M.A_DS[66]	166	M.A_DS[66]	166	M.A_DS[66]	166
	M.A_DS[67]	167	M.A_DS[67]	167	M.A_DS[67]	167
	M.A_DS[68]	168	M.A_DS[68]	168	M.A_DS[68]	168
	M.A_DS[69]	169	M.A_DS[69]	169	M.A_DS[69]	169
	M.A_DS[70]	170	M.A_DS[70]	170	M.A_DS[70]	170
	M.A_DS[71]	171	M.A_DS[71]	171	M.A_DS[71]	171
	M.A_DS[72]	172	M.A_DS[72]	172	M.A_DS[72]	172
	M.A_DS[73]	173	M.A_DS[73]	173	M.A_DS[73]	173
	M.A_DS[74]	174	M.A_DS[74]	174	M.A_DS[74]	174
	M.A_DS[75]	175	M.A_DS[75]	175	M.A_DS[75]	175
	M.A_DS[76]	176	M.A_DS[76]	176	M.A_DS[76]	176
	M.A_DS[77]	177	M.A_DS[77]	177	M.A_DS[77]	177
	M.A_DS[78]	178	M.A_DS[78]	178	M.A_DS[78]	178
	M.A_DS[79]	179	M.A_DS[79]	179	M.A_DS[79]	179
	M.A_DS[80]	180	M.A_DS[80]	180	M.A_DS[80]	180
	M.A_DS[81]	181	M.A_DS[81]	181	M.A_DS[81]	181
	M.A_DS[82]	182	M.A_DS[82]	182	M.A_DS[82]	182
	M.A_DS[83]	183	M.A_DS[83]	183	M.A_DS[83]	183
	M.A_DS[84]	184	M.A_DS[84]	184	M.A_DS[84]	184
	M.A_DS[85]	185	M.A_DS[85]	185	M.A_DS[85]	185
	M.A_DS[86]	186	M.A_DS[86]	186	M.A_DS[86]	186
	M.A_DS[87]	187	M.A_DS[87]	187	M.A_DS[87]	187
	M.A_DS[88]	188	M.A_DS[88]	188	M.A_DS[88]	188
	M.A_DS[89]	189	M.A_DS[89]	189	M.A_DS[89]	189
	M.A_DS[90]	190	M.A_DS[90]	190	M.A_DS[90]	190
	M.A_DS[91]	191	M.A_DS[91]	191	M.A_DS[91]	191
	M.A_DS[92]	192	M.A_DS[92]	192	M.A_DS[92]	192
	M.A_DS[93]	193	M.A_DS[93]	193	M.A_DS[93]	193
	M.A_DS[94]	194	M.A_DS[94]	194	M.A_DS[94]	194
	M.A_DS[95]	195	M.A_DS[95]	195	M.A_DS[95]	195
	M.A_DS[96]	196	M.A_DS[96]	196	M.A_DS[96]	196
	M.A_DS[97]	197	M.A_DS[97]	197	M.A_DS[97]	197
	M.A_DS[98]	198	M.A_DS[98]	198	M.A_DS[98]	198
	M.A_DS[99]	199	M.A_DS[99]	199	M.A_DS[99]	199
	M.A_DS[100]	200	M.A_DS[100]	200	M.A_DS[100]	200
	M.A_DS[101]	201	M.A_DS[101]	201	M.A_DS[101]	201
	M.A_DS[102]	202	M.A_DS[102]	202	M.A_DS[102]	202
	M.A_DS[103]	203	M.A_DS[103]	203	M.A_DS[103]	203
	M.A_DS[104]	204	M.A_DS[104]	204	M.A_DS[104]	204



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



M.A_DS[70]

M.A_DS[79]

M.A_DIM0_ODT0



M.VREF_CA_DIMM0

M.VREF_DQ_DIMM0



15.37 DDR3_DRAMRST#

0075V_S0

DDR3-204P-96-GP-U1
62.10017.V61
2ND = *62.10017.X51
3RD = *62.10017.V61
(H=8mm)



Note:
 SO-DIMMB SPD Address is 0xA4
 SO-DIMMB TS Address is 0x34
 SO-DIMMB is placed farther from the Processor than SO-DIMMA



(H=4mm)
 DDR3-204P-144-GP-U1
 62.10024.G21
 2nd = *62.10017.X41
 3rd = *62.10017.V51

62.10017.X41
 3RD=62.10017.V51

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4


Document Number

LA480


Rev
SD

Date: Friday, January 06, 2012






Sheet 16 of 103




L_DDC_DATA(K47):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display



Close to PCH
Close to PCH and keep 20mil
away from other signal.



DDI Port B Detect: (SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected




PORT	DDI PCH Pin Names	HDMI/DVI Mapping
PORT-B	DDPB_0[N]	TMDSB_DATA2#
	DDPB_0[P]	TMDSB_DATA2#
	DDPB_1[P]	TMDSB_DATA1#
	DDPB_1[N]	TMDSB_DATA1#
	DDPB_2[P]	TMDSB_DATA0#
	DDPB_2[N]	TMDSB_DATA0#
	DDPB_3[P]	TMDSB_CLK#
	DDPB_3[N]	TMDSB_CLK#
	DDPB_AUXN	NA
	DDPB_AUXP	NA
	DDPB_HPD	HDMI_B_HPD
	SDVO_CTRLCLK	HDMI_B_CTRLCLK
SDVO_CTRLDATA	HDMI_B_CTRLDATA	








Notes:
1K 0.5% 0402

The recommended value for this external resistor is 1.0 k ±0.5%. The CRT DAC outputs may be measured when the display is completely white. If CRT DAC signal voltage value is between 665 mV to 770 mV, then the video level is within VESA specification and the reference resistor value is optimal for the motherboard design.


SSID = PCH



For PPT USB3.0 feature



Mini Card2 (WWAN)




Gx8 USB Table

Pair	Device
0	X
1	USB3.0, ext port1
2	USB2.0, ext port4
3	USB3.0, ext port2
4	Bluetooth
5	CARD READER
6	X
7	X
8	3G
9	USB2.0, ext. port 3
10	Fingerprint
11	Mini Card1 (WLAN)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 4, Port 5
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used


OC13# for Device 29 (Ports 8-7)
OC17# for Device 26 (Ports 8-13)




For platforms not supporting Deep S4/S5
 1.VccSW3_3 and VccDSW3_3 will rise at the same time (connected on board)
 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 3.SLP_SUS# and SUSACK# are left as 'no connect'
 4.SUSWRN# used as SUSWRDNACK/GPIO30

Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.

Platforms supporting Deep S4/S5 must tie SUSACK# to the processor entry may tie SUSACK# to SUSWRN#.



HIGH	Enabled (DEFAULT)
LOW	Disabled





This signal is used to control power planes to the Intel® ME sub-system. This signal will be asserted in M-off state. If M3 is not supported then SLP_A# will have the same timing as SLP_S#.

For platforms supporting Deep S4/S5 state, a low on this signal indicates that PCH is in Deep Sleep state and that EC/platform logic does not need to keep the Suspend Rails ON. If high means EC must keep SUS rails ON. If Deep S4/S5 is not supported, then this pin can be left unconnected.

SUS_ACK# : For non-DSP platforms, this signal can be left unconnected. Due to the internal pull-up on this signal it will be pulled high in order for the boot sequence to proceed.


Active Sleep Well (ASW) Power OK

SUSWRDNACK : No longer requires a 10-K pull-up to VccSW3 (3.3 V).











SSID = PCH

If PCIe port 1 is disabled, it will cause all PCIe port disabled







- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
 - Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.






This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VccVRM when sampled high, 1.8 V from VccVRM when sampled low.

HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.




R2202
HR:200K (64.20035.6DL)
CRV:10K (63.10334.1DL)




GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.


G-Sensor	ST	KIXNOK
R2226	DY	10K
R2221	10K	DY




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



Note:
For PCH debug with XDP, need to NO STUFF R2218



PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 INSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc when HIGH

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They
should be tied to GND directly.

PROC_PWRGD (P05) --> IMC08BPWRGD00D (CPU)
Indicates that VccDA, VDDQ, VccA (1.8V) and VccIO power
supplies are stable. This signal will be asserted only after
#P060 assertion.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)



DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

6A



74.09091.J3F GMT OBS REASON:G9091 series is going to EOL and no room for further cost reduction. Pls help to use AME AME8818 , TI TLV702 and GMT G9090 for replacement.
74.09198.G7F OBS

VCCVRM(Internal PLL and VRMs):
A.1.5V for Mobile
B.1.8 V for Desktop

Refer to NPCE795 shared SPI flash architecture

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : POWER1**

Size A3	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 23	of 103

SSID = PCH

<http://laptopblue.vn>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

緯創資通

Title: **PCH : POWER2**



Size A3 | Document Number: **LA480** | Rev: **SD**

Date: Friday, January 06, 2012 | Sheet 24 of 103

<Core Design>

SSID = PCH

http://laptopblue.vn



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : VSS**

Size: A3 | Document Number: **LA480** | Rev: **SD**

Date: Friday, January 06, 2012 | Sheet: 25 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480



Rev

SD






Date: Friday, January 06, 2012

Sheet 26 of 103


SSID = KBC



Code change to Low Active on 8/19



MODEL_ID_AD (Pin10)	Pull Down	Pull High	Voltage
1MA	100.0K	33.0K	2.481V
OPTI0B	100.0K	47.0K	2.245V



PCB Version A/D (Pin#)	Full-Low Resistor	Full-High Resistor (30V_AUX_55)	Voltage
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.49V
+S	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V

71.00885.A0G
IC EMB CTRL NPCE885PA0DX LQFP 128P

SSID = Thermal


Thermal sensor

<http://laptopblue.vn>


20110718_Carrey:

For Vendor suggestion, add 390pF Cap. as closed to pin B/C and E of Q2803

Close to SO-DIMM on top side.




T8



CPU TEMP:



H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit




20110718_Carrey:


For Vendor suggestion, add 10k pull high to 3D3V_S0



SHDN --> 2N3904 ON External diode




pin6, ALERT# OD
pin7, SYS_SHDN# OD



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		THERMAL SENSOR SMSC EMC2103	
Size	Document Number	Rev	SD
A3	LA480		
Date:	Friday, January 06, 2012	Sheet	28 of 103



20100705_AUD

<Core Design>

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

LA480


Rev

SD

Date: Friday, January 06, 2012







Sheet 30 of 103

25MHz XTAL



	C3103	C3148
VB480	15pF 78.15034.1FL	12pF
VB580	12pF 78.12034.1FL	12pF

7L0811J.N03, IC PCIE CTRL RTL8111F-CGT QFN 48P
 7L0811J.03, IC PCIE RTL8111E-VL-CGT QFN 48P
 8111F can use GPIO to inform system to do LAN PWR power down.



<http://laptopblue.vn>

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 33 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480

Rev

SD

Date: Friday, January 06, 2012

Sheet 34 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Controller

Size
A4

Document Number

LA480


Rev
SD

Date: Friday, January 06, 2012

Sheet 35 of 103


Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation

DEL R3714
R3705 -> 100K
DY C3701




FROM M1/M3

Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



5 S3 Power Reduction








DCIN14 for 14" VB480 & VB485
 DCIN15 for 15" VB580 & VB585

Id = -10A
 Qg = -22nC
 Rds(on) = 14~22mohm

<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DCIN_JACK	
Size A3	Document Number LA480
Date Friday, January 06, 2012	Rev SD
Sheet 38 of 103	

BATTERY CONNECTOR



DY on LAB stage


<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title BATT_CONN	
Size Document Number LA480	Rev SD
Date: Friday, January 06, 2012 Sheet 39 of 103	



SSID = Charger



A8 (ANNIE/ASTRO)
PR4007,PR4008

AD+ total power	R1	R2
65w	64.12425.6DL	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K








STOP_CHG# connects to KBC






Design Current=5.25A
OCP>7.8A

Design Current=5.25A
OCP>7.8A



Close to VFB Pin (pin5)

Close to VFB Pin (pin2)




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51640_CPU_CORE(1/3)**

Size: Document Number **<Doc>** Rev: **SD**

Date: Friday, January 06, 2012 Sheet 42 of 103



	Main source	2nd source
PU4301	84.03606.037 FDMS3606S-GP-U	
PU4302	84.03606.037 FDMS3606S-GP-U	
PU4303	84.03606.037 FDMS3606S-GP-U	
PU4304	84.03606.037 FDMS3606S-GP-U	

BOM control

Design current: 42.4A

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **TPS51640_CPU_CORE(2/3)**

Size: Document Number **<Doc>** Rev: **SD**



Date: Friday, January 06, 2012 Sheet 43 of 103

	Main source	2nd source
PU4402	84.07608.037 FDMS7608S-GP	
PU4403	84.07608.037 FDMS7608S-GP	

BOM control







Design current: 22A



<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPS51640_CPU_CORE(3/3)	
Size	Document Number <Doc> Rev SD
Date: Friday, January 06, 2012	Sheet 44 of 103





<Core Design>


緯創資通 Wistron Corporation
 21F, 8B, Sec.1, Hsien Tai Wu Rd., Hsichü, Taipei Hsien 221, Taiwan, R.O.C.

Title **RT8207M_1D5V_0D75V**

Size	Document Number	<Doc>	Rev	SD
------	-----------------	-------	-----	----

Date: Friday, January 06, 2012 Sheet 46 of 103

SSID = PWR.Plane.Regulator_1p8v




<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title PWM_1D8V_RT8015B		
Size	Document Number	Rev SD
Date: Friday, January 06, 2012	Sheet 47 of	103

TPS51461 for VCCSA

<http://laptopblue.vn>



Design Current = 4.2A
 OCP > 8.4A

TDK, 0.35uH 5*5*3
 DCR=3.9mohm
 Idc=11A, Isat=14.9A

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **VCCSA_TPS51461**

Size: Document Number **<Doc>** Rev: **SD**




Date: Friday, January 06, 2012 Sheet 48 of 103

CAMERA POWER




SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
JPI	74.07534.A7F	OBS	High Active
SMT	74.05240.A7F	OBS	High Active


LCD POWER



For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En




CRT connector

http://laptopblue.vn


CRT DDCDATA & DDCLK level shift
Pull High 5V Design on CRT Board






- AFTP5001: 5V_CRT_S0
- AFTP5002: CRT_DDCDATA_CON
- AFTP5003: CRT_DDCLK_CON
- AFTP5004: CRT_R
- AFTP5005: CRT_G
- AFTP5006: CRT_B
- AFTP5007: CRT_VSYNC_CON
- AFTP5008: CRT_HSYNC_CON



CRT Hsync & Vsync level shift




CRT RGB




HDMI Passive Level Shifter


Close to HDMI Connector




HDMI CONNECTOR




ESD Request



EMI's request



HDMI DDC Passive Level Shifter



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	HDMI Level Shifter/Connector		Rev	SD
Size	Document Number		LA480	
Date	2105V January 2012	Issue	51	of 109

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eDP

Size
A4

Document Number

LA480

Rev

SD

Date: Friday, January 06, 2012

Sheet 52 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S-VIDEO

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 53 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480

Rev

SD


Date: Friday, January 06, 2012

Sheet 54 of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number


LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 55 of 103




SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.




SUPPORT ZERO SATA ODD




- 74.02069.079 TI TPS2069DGNR MSOP 8P
- 74.07534.D79 UPI UF7534PRA8-15 MSOP 8P
- 74.00547.C79 GMT G547F1P81U MSOP 8P (OBS)
- 74.07534.A79 UPI UF7534ARA8-15 MSOP8P

When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SATA Zero Power ODD

Current limit
Active High
typ =>2A



TI	74.02069.079	TPS2069DGNR	High Active
DIODES		AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

HDD/ODD

Size A3 Document Number **LA480** Rev **SD**

Date: Friday, January 06, 2012 Sheet 56 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA+USB

Size
A4

Document Number



LA480

Rev
SD


Date: Friday, January 06, 2012

Sheet 57 of 103

Int. Digital MIC for V series



Int. Mono Analog MIC for B series



INTERNAL STEREO SPEAKERS





Table 58.1 - Bi-direction ESD multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF

<Core Design>

FOR CO-LAY


GIGA Lan Transformer

83.00005.BAE

DIODE ARR SRV05-4.TCT SOT-23-6


83.09904.AAE

DIODE ESD AZC099-04S SOT23-6L





C5901 value modify to 0.01uF - 0.4uF capacitor

- 1st
 - 68.IH601.301(Taimag) for 1000
 - 68.HH035.301(Taimag) for 10/100
- 2nd
 - 68.2413S.30A(Lankom) for 1000
 - 68.H6441.301(Lankom) for 10/100



LAN Connector



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title RJ45 / Transformer		
Size A3	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 59	of 103

SSID = Flash.ROM


http://laptopblue.vn

SPI FLASH ROM (8M byte) for PCH



4MB			
SO8	Marcronix	MX25L3206EM2I-12G	72.25320.C01
	Winbond	W25Q032BVSSIG	72.25Q32.A01
	Numonyx	N25Q032A13ESE40	72.25032.H01
8MB			
SO8	Marcronix	MX25L6406EM2I-12G	72.25640.D01
	Winbond	W25Q064CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40	72.25Q64.D01
16MB			
WSON	Marcronix	MX25L12836EZNI-10G	72.25128.X01
	Marcronix	MX25L12835EZNI-10G	72.25128.Y01
	Winbond	W25Q128BVEIG	72.25128.I01
Numonyx	N25Q128A13EF840	72.25128.B03	

SSID = RBATT




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title Flash/RTC		
Size A3	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 60	of 103

USB Board CONN.



Place U6102 close to USBCN1

<Core Design>



緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB Connector		
Size A3	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 61 of 103	1

USB3.0 Port1


http://laptopblue.vn

USB3.0 Port4


2A




TC6201 place near the USB1 connector







TC6202 place near the USB2 connector



1st = 83.3V3U4.0A0



1st = 83.3V3U4.0A0




<Core Design>

<p>緯創資通 Wistron Corporation 21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title: USB 3.0 Port*2</p>		
Size A2	Document Number: LA480	Rev: SD
Date: Friday, January 06, 2012	Sheet: 62	of 100

SSID = User.Interface



<http://laptopblue.vn>

Bluetooth conn.



BT Module pin definition is same as LA470


SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Bluetooth	
Title Bluetooth	Document Number LA480
Size A4	Rev SD
Date: Friday, January 06, 2012	
Sheet 63 of 103	

Finger Printer Connector



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Finger Printer Connector**


Size A4	Document Number LA480	Rev SD
------------	---------------------------------	------------------

Date: Friday, January 06, 2012 Sheet 64 of 103


SSID = Wireless

http://laptopblue.vn



Mini Card Connector(802.11a/b/g/n)




Place near MINI Card CONN



Reserve for AOAC



G6506~G6511
placement close close WLAN1
in bottom side



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			MINICARD(WLAN)/TP CONN		
Size			Document Number		
A3			LA480		
Date			Rev		
Friday, January 06, 2012			SD		
Sheet			of		
65			103		

SSID = Wireless

http://laptopblue.vn

mSATA for V Series Only

Mini Card Connector(Full Card)



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title WWAN Connector		
Size A3	Document Number LA480	Rev SD
Date Friday, January 06, 2012	Sheet 66	of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480









Rev
SD

Date: Friday, January 06, 2012

Sheet 67 of 103

SSID = User.Interface

http://laptopblue.vn




SSID = KBC

Internal Keyboard Connector

<<KROW[8..7] 27
>>KCOL[0..15] 27

- KCOL15 1 AFTP6904
- KCOL10 1 AFTP6905
- KCOL11 1 AFTP6906
- KCOL14 1 AFTP6907
- KCOL13 1 AFTP6908
- KCOL12 1 AFTP6909
- KCOL3 1 AFTP6910
- KCOL5 1 AFTP6911
- KCOL2 1 AFTP6912
- KCOL4 1 AFTP6913
- KCOL1 1 AFTP6914
- KCOL6 1 AFTP6915
- KROW0 1 AFTP6916
- KROW1 1 AFTP6917
- KROW2 1 AFTP6918
- KROW3 1 AFTP6919
- KROW4 1 AFTP6920
- KROW5 1 AFTP6921
- KROW6 1 AFTP6922
- KROW7 1 AFTP6923
- KCOL8 1 AFTP6924
- KCOL9 1 AFTP6925
- KROW8 1 AFTP6926
- KROW9 1 AFTP6927
- KROW1 1 AFTP6928
- GND 1



KB14 for 14" VB480 & VB485
KB15 for 15" VB580 & VB585


* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

http://laptopblue.vn

SSID = Touch.Pad

Normal Pad for B Series 5V
ClickPad for V Series 3.3V



	Models			
Synaptics P/N	B480	V480	B580	V580
TM-01146-006	✓			
TM-02022-001		✓		
TM-02060-001			✓	
TM-02045-001				✓
VDD	5V	3.3V	5V	3.3V
Pin 1	VDD	VDD	VDD	VDD
Pin 2	CLK	CLK	CLK	CLK
Pin 3	DAT	DAT	DAT	DAT
Pin 4	Left button	GND	GND	GND
Pin 5	Right button	NC	Left button	NC
Pin 6	GND	NC	Right button	NC

<http://laptopblue.vn>

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 70 of 103



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 71 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480

Rev

SD

Date: Friday, January 06, 2012

Sheet 72 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 73 of 103

h t t p : / / l a p t o p b l u e . v n

<Core Design>

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title			
CARD Reader CONN			
Size	Document Number	Rev.	
A2	LA480	SD	
Date	Friday, January 06, 2012	Sheet 74	of 104

BLANK

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

New Card

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 75 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480

Rev

SD

Date: Friday, January 06, 2012

Sheet 76 of 103

http://laptopblue.vn

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

LA480

Rev

SD

Date: Friday, January 06, 2012

Sheet 77 of

103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number



LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 78 of 103

G-Sensor V Series Only



Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size A4	Document Number LA480		Rev SD
Date Friday, January 06, 2012	Sheet 79	of 103	

RFID




Table 80.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11

Table 80.2- EEPROM multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RF ID			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 80	of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number














LA480

Rev

SD

Date: Friday, January 06, 2012

Sheet 81 of 103



<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
IO Board Connector	
Title	
Size A3	Document Number LA480
Date: Friday, January 06, 2012	Rev SD
Sheet 82	of 103


SPEC. (DG-05587-001_v03_p.70)
PEX_CLK_REQ_N is an open-drain bi-directional signal;
by default it should have a 10 kΩ pull-up to 3.3V.
This signal is an active low signal.

PCI Express PEX_I0VVD/Q Combined (DG-05587-001_v03_p.72_Table*10)

Table with 4 columns: Capacitor Type, Footprint, Population, Location. Rows include 1.0uF, 4.7uF, 10uF, 22uF capacitors for X6S and X5R types.

X6S (+/-22% -55-105°C)
X5R (+/-15% -55-85°C)

1.05V ±30mV 3300mA total
(DG-05587-001_v03_p.71_Table 9)



SPEC. (DG-05587-001_v03_p.70)
For PCI ECPRESS connection,
please use 0.22uF, 20%, 0402, X5R
or better AC coupling capacitors.


0.22uF (X5R)
K0402

PCI Express PEX_SVDD/PLLHVDD Connected to NV3V3 (DG-05587-001_v03_p.72_Table 12)


Table with 4 columns: Capacitor Type, Footprint, Population, Location. Rows include 0.1uF and 4.7uF capacitors for X5R types.

X5R (+/-15% -55-85°C)

3.3V ±10% 210mA total
(DG-05587-001_v03_p.71_Table 9)



dGPU reset




PCI Express PEX_PLLVDD (DG-05587-001_v03_p.72_Table 11)

Table with 4 columns: Capacitor Type, Footprint, Population, Location. Rows include 100mF, 1.0uF, 4.7uF capacitors for X6S and X5R types.

X6S (+/-22% -55-105°C)
X5R (+/-15% -55-85°C)


1.05V ±30mV 150mA total
(DG-05587-001_v03_p.71_Table 9)

SPEC. (DG-05587-001_v03_p.70)
PEX_TSTCLK_OUT should be
terminated with a 200Ω resistor.



SPEC. (DG-05587-001_v03_p.214)
By default, pull-down the TESTMODE pin to GND with a 10kΩ resistor.
For XOR tree testing, TESTMODE should be pulled up to 3v3 with a 10 kΩ resistor.


SPEC. (DG-05587-001_v03_p.70)
PEX_TERM is used for internal calibration;
pull-down this signal with 2.49 kΩ, 1% resistor.





OPS-BOM CTRL
R8311

Stuff 0 ohm(63.00000.00L) for N13P-GS/N13M-GS,
Stuff bead(68.00082.001) for N13P-GL/N13M-GE


LVDS Interface




SPEC.. (DG-05587-001_v03_p.160)
 Pull down IFPxy IOVDD with 10kΩ resistor.
 Pull down IFPxy PLLVDD with 10kΩ resistor.
 The other IO pins can be NC, this includes unused data lines.






HDMI Interface





D



GPIO Description (DG-05587-001_v03.p.82_Table 98)

GPIO pin Name	Normal Function	I/O	Function Description
GPIO100	GPU_VID4	0	GPU Core VDD VID4
GPIO101	GPU_VID3	0	GPU Core VDD VID3
GPIO102	LCD_BL_PWM	0	Panel backlight PWM Brightness Control
GPIO103	LCD_VEN	0	Panel Power Enable
GPIO104	LCD_BLEN	0	Panel Backlight Enable
GPIO105	GPU_VID1	0	GPU Core VDD VID1
GPIO106	GPU_VID2	0	GPU Core VDD VID2
GPIO107	ID_Vision	0	ID Vision Left/Right signal
GPIO108	OVERT	0	Active Low Thermal Catastrophic Over Temperature
GPIO109	ALERT	0	Active Low Thermal Alert
GPIO110	MEM_VREF_CTL	I/O	Memory VREF Control
GPIO111	GPU_VDD0	0	GPU Core VDD VID0
GPIO112	PMR_LEVEL	0	AC Power Detect Input. High = AC, Low = Battery
GPIO113	GPU_VID5	0	GPU Core VDD VID5
GPIO114	HDP_DET	1	Hot Plug Detect for IPPAB
GPIO115	HDP_C	1	Hot Plug Detect for IPPC
GPIO116	MEM_VDD_CTL	0	Memory VDD VID
GPIO117	HDP_D	1	Hot Plug Detect for IPPD
GPIO118	HDP_E	1	Hot Plug Detect for IPPE
GPIO119	HDP_F	1	Hot Plug Detect for IPPF
GPIO120	Reserved		
GPIO121	Reserved		

PLL Power Rail Filter-PLL_VDD (DG-05587-001_v03.p.177_Table 96)

Capacitor Type	Footprint	Population	Location
100nF	XTR	0402	Under GPU
22uF	XTR	0805	Near GPU


Bead Type
30G(ESR=0.05) 0402 1 Near GPU

PLL Power Rail Filter-SP_PLLVDD and VIDPLLVD Combined (DG-05587-001_v03.p.178_Table 97)

Capacitor Type	Footprint	Population	Location
100nF	XTR	0402	Under GPU
4.7uF	XTR	0402	1 Under GPU
22uF	XTR	0805	1 Near GPU



Bead Type
180G(ESR=0.2) 0603 1 Near GPU

XTR (+/-15k ~ -55~125°C)



C

SPEC. (DG-05587-001_v03.p.162)
Adding a pull down to the DACA_VDD with a 10k resistor to GND.
All other DAC I/O pins (including DACA_VREF, DACA_REST) can be left floating.



The GB4-128 package is available in a 29 mm x 29mm footprint. 128-bit memory interfaces respectively.

Recommended NVVD Voltage Regulator Phase Count

GPU SKU	Phase Count Target
N13M-GE1	Single phase
N13M-GS	Two phase
N13P-GL	Two phase
N13P-GS	Two phase

128bitx16:

- hynix - H5TQ20618P9-11C
Samsung - K4W031646C-BC11
- 64bitx16:
- hynix - H5TQ10610P9-11C
Samsung - K4W101646C-BC11


B


TABLE VIDEO MEMORY

	HYNIX 128bitx16	SAMSUNG 128bitx16	HYNIX 64bitx16	Samsung 64bitx16
300MRx	72.53063.A0U 1-007155	72.42184.D0U 1-007156	72.81063.B0U 1-007157	72.41164.Q0U 1-007156
ROM_S1	34.8900m 64.34825.GDL	45.3600m 64.45325.GDL	1.5K00m 64.30025.GDL	2.0K00m 64.40025.GDL
PD				
R8627				

A

TABLE VIDEO	N13P-GE DEV ID: 0x02F5	N13P-GV DEV ID: 0x02F7(ES)	N13M-GE DEV ID: 0x02FA
STRAP1	R8632 DY	DY	35Kohm
	R8633 35Kohm	35Kohm	64.34825.GDL
	R8634 DY	45Kohm	64.45325.GDL
	R8635 30Kohm	DY	64.30025.GDL





NVVDD Decoupling Requirement (DG-05587-001_v03_p.56_Table 7)


Capacitor Type	Footprint	Population	Location
4.7uF	X6S	0603	15
0.1uF	X7R	0402	8
47uF	X5R	0805	1
22uF	X5R	0805	1
4.7uF	X5R	0805	5

- X7R (+/-15%、-55~125°C)
- X6S (+/-22%、-55~105°C)
- X5R (+/-15%、-55~85°C)

VDD33 Decoupling (DG-05587-001_v03_p.57_Table 8)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	3
1uF	X5R	0402	2
4.7uF	X5R	0603	1

- X7R (+/-15%、-55~125°C)
- X5R (+/-15%、-55~85°C)



<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C

File: **N13P GPU (5/5): PWR/GND**

Size: A3 Document Number: **LA48** Rev: **SD**

Date: Friday, January 06, 2012 Sheet: 87 of 103

VIDEO FRAME BUFFER A




FB CMD mapping
Mode D-N13x

FB CMD mapping
Mode D-N13x



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	Close to VRAM
1uF	X7R	0603	Close to VRAM



X7R (+/-15%、-55-125°C)
*Per clamshell pair



Close to VRAM(For VRAM1 & VRAM2)





VIDEO FRAME BUFFER PORT A






Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	4
1uF	X7R	0603	8

X7R (+/-15%、-55-125°C)
*Per clamshell pair





VIDEO FRAME BUFFER PORT C



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	4
1uF	X7R	0603	8

X7R (+/-15%、-55-125°C)
*Per clamshell pair



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHANNEL-C_VRAM5,6 (3/4)**


Size A3 Document Number **LA48** Rev **SD**

Date: Friday, January 06, 2012 Sheet 90 of 103

VIDEO FRAME BUFFER PORT C



FB CMD mapping
Mode D-N13x




FB CMD mapping
Mode D-N13x


Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	4
1uF	X7R	0603	8

X7R (+/-15%、-55-125°C)
*Per clamshell pair



Close to VRAM(For VRAM7 & VRAM8)




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHANNEL-C_VRAM7,8 (4/4)**

Size A3	Document Number	Rev
	LA48	SD

Date: Friday, January 06, 2012 Sheet 91 of 103



	Main source	2nd source
PU9202	84.03606.037 FDMS3606S-GP-U	
PU9206	84.03606.037 FDMS3606S-GP-U	

BOM control

	N13P-GS 71.0N13P.00U	N13P-GL 71.0N13P.B0U	N13M-GS 71.0N13M.E0U	N13M-GE1 71.0N13M.C0U
NV_VDD	0.9V	0.975V	0.9V	0.875V
Boot Voltage	VID[6:0]=0110000	VID[6:0]=0101010	VID[6:0]=0110000	VID[6:0]=0110010
NV_VID1	PR9215 DY	63.10334.1DL DY	63.10334.1DL DY	63.10334.1DL DY
	PR9230 63.10334.1DL DY		63.10334.1DL DY	
NV_VID3	PR9217 DY	63.10334.1DL DY	63.10334.1DL DY	63.10334.1DL DY
	PR9232 63.10334.1DL DY		63.10334.1DL DY	
NV_VID4	PR9218 63.10334.1DL DY	63.10334.1DL DY	63.10334.1DL DY	63.10334.1DL DY
	PR9233 DY		63.10334.1DL DY	




Q1: Id=11A, Qg=10~14nC,
Rdson=7.5~9.8 mohm
Q2: Id=23A, Qg=27~38nC,
Rdson=1.7~2.1 mohm

+3VS to 3.3V_DELAY Transfer

<http://laptopblue.vn>

1D5V_VGA_S0

1.05V to 1.05V_VGA_S0 Transfer



AO4468, SO-8
Id=11.6A, Qg=9-12nC
Rdson=17.4-22m ohm

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DISCRETE VGA POWER**

Size A3 | Document Number **LA480** | Rev **SD**

Date: Friday, January 06, 2012 | Sheet 93 of 103

BLANK

<Core Design>

	Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C
---	--

Title <Title>

Size A4	Document Number LA480	Rev SD
------------	--------------------------	-----------

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480

Rev

SD

Date: Friday, January 06, 2012

Sheet 95 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size
A4

Document Number

LA480


Rev

SD



Date: Friday, January 06, 2012

Sheet 96 of 103

CPU Plate








VGA Std-Off MINI PCIE



XDP_DBRESET# 5,19
 H_CUPWRGD 5,22
 PLT_RST# 5,18,27,31,36,65,66,71,80,82,83

14" Structure boss



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3 Document Number: **LA480** Rev: **SD**

Date: Friday, January 06, 2012 Sheet 97 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number


LA480

Rev
SD

Date: Friday, January 06, 2012


Sheet 98 of 103

5
4
3
2
1
Intel-Power Sequence
(S5-to-S0-to-S5)



Intel PCH Pin Name	Main board PCH Pin Name
VccBUS (5V/3V)	3D3V_AUX_S5
PWRBTN#	PM_PWRBTN#
SLP_A#	SLP_A#
SLP_LAN#	SLP_LAN#
SLP_S5#	PM_SLP_S5#
SLP_S4#	PM_SLP_S4#
SLP_S3#	PM_SLP_S3#
VccASW/VccSPI	VccASW/VccSPI
Vcc_WLAN	+3V_MINI_WLAN
PWROK/APWROK	S0_PWR_GOOD
CL_RST#	CL_RST#
VCCPLL	ID8V_S0
VDDQ	ID5V_S0
VR_VDDQPWRGOOD	VDDPWRGOOD
VCCSA	VCCSA
IMVP7_VR_EN	D85V_PWRGD
VccCore	VCC_CORE
VccAGX	VCC_GFXCORE
IMVP7_PWRGD	IMVP_PWRGD
SYS_PWRGD	SYS_PWRGD
PWRGD	S0_PWR_GOOD
DRAMPWRGD	PM_DRAM_PWRGD
UNCOREPWRGOOD	H_CPUPWRGD
PLTRST#	PLT_RST#

5
4
3
2
1
http://laptopblue.vn
(S3-to-S0-to-S3)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Change History**

Size: **LA480**

Date: Friday, January 08, 2012


Sheet 99 of 103

Rev: **SD**



PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram

<http://laptopblue.vn>

Audio Block Diagram



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 103 of 103