

UMA /Muxless Schematics Document

AMD LIANO CPU FS1

AMD Hudson M2/M3 and Seymour XT

<http://j.gs/47mr>

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size	Document Number		Rev
A4	LB475		-1
Date:	Tuesday, August 02, 2011	Sheet 1 of	102

LB475 Block Diagram

- Fingerprint BD
- POWER BD
- Cardreader BD
USB2 x 1

DDR3
1066/1333 MHz
14,15,16

DDR3
1066/1333 MHz
14,15,16

AMD Liano APU
(FS1 socket 35W)
722-Pin uFCPGA722
GPP X4 port
DP X6 Port
4,5,6,7,8

FCH HUDSON-M2/M3
Integrated Display DAC
USB 3.0 (4parts)
USB 2.0
(10 parts or 14 part
if USB 3.0 do not used)
GPP X4 port
USB 1.1 (2 parts)
SATA (6 parts)
INT RTC
INT CLK GEN
HW MONITOR
ACPI 1.1
17,18,19,20,21,22

DDR3 VRAM
1GB/2GB
88,89,90,91
DDR3 900MHz

Seymour XT
ATI
83,84,85,86,87

HDMI
51

TRAVIS
9

LCD
49
CRT
50

MB
USB1 x 62

E-SATA/USB comb
57

HDD
56

ODD
56

LPC debug port
73

KBC
NUVOTON NPCE791G
27

Flash ROM
2MB
60

Touch PAD
69

Int. KB
69

Thermal
EMC2103-2-AP
28

Fan
28

RJ45 CONN
55

GLAN
RTL8111E
31

Mini-Card
WLAN
65

BD
USB x 2

Bluetooth
63

CAMERA
49

SD/MMC+/MS/MS Pro/xD
74

CardReader
Realtek RTS5139

Internal DMIC

HP1
MIC IN

Azalia CODEC
Realtek ALC269Q
29

2CH SPEAKER

GMT
G1454

X8 PCI EXPRESS GRAPHIC(Muxless Lan8 ~Lan15)
X16 PCI EXPRESS GRAPHIC(Discrete only Lan0 ~Lan15)

DP2(PCI EXPRESS Lan0~Lan3)

DP0

DP1

UMI-Link
4X4

CRT

USB 3.0 x 1

USB 2.0 x 1/SATAII x 1

SATA x 2

LPC Bus

SPI

PCB STACKUP

TOP	---	L1
GND	---	L2
S	---	L3
S	---	L4
VCC	---	L5
S	---	L6
GND	---	L7
BOTTOM	---	L8

SYSTEM DC/DC TPS51123 41	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 5V_AUX_S5 3D3V_AUX_S5
TPS51211 45	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S5
TPS51211 45	
INPUTS	OUTPUTS
DCBATOUT	1D2V_S0
TPS51216 46	
INPUTS	OUTPUTS
5V_S5	0D75_S0
TPS51216 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3
CHARGER BQ24707 40	
INPUTS	OUTPUTS
DCBATOUT	BT+
CPU DC/DC ISL6267 42	
INPUTS	OUTPUTS
DCBATOUT	APU_VDD
GFX Core ISL6267 43	
INPUTS	OUTPUTS
DCBATOUT	APU_VDDNB
VGA RT8208 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3 Document Number **LB475** Rev **-1**

Date: Tuesday, August 02, 2011 Sheet 2 of 102

Strapping

REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH_GPO199	PCL_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

USB Table

USB	
Pair	Device
0	USB_Z
1	WLAN/WiMAX
2	Finger Print
3	Bluetooth
4	WWAN
5	Card Reader(IO Board)
6	E-SATA
7	CCD
8	USB3(RJ45_USB Board)
9	USB2(IO Board)
10	NC
11	NC
12	NC
13	NC

PCIE Routing




APU	
LANE0	LAN
LANE1	
LANE2	WLAN
LANE3	



FCH	
LANE0	
LANE1	
LANE2	
LANE3	

<http://j.gs/47mr>

<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Table of Content		
Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 3 of	102








62.10055.481

62.10055.481

APU_VREF_DQ



LAYOUT: place them close to APU



<http://j.gs/47mr>

<Variant Name>




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **APU DDR(2/5)**

Size A3 Document Number: **LB475** Rev: **-1**

Date: Tuesday, August 02, 2011 Sheet 5 of 102




SVC	SVD	Boot Voltage (VCC/GND)	Boot Voltage (open)
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.1
1	1	0.8	0.9




[AMD FAE Frank]:
 this is electrical key
 do not allow power to turn on if this pin is still "L"
 in the future, FS12 will have this pin tied to VSS
 if the wrong processor is plugged the socket
 this is more of a problem on desktop platforms
 (changing CPUs)

[AMD HDMI desing guidance]
 Strap define PU : Enable HDMI
 PD:Disable HDMI

<http://j.gs/47mr>




84.03904.L06
 2ND = 84.03904.P11
 CPU exceeds to 125°C




36A for VDD(35W CPU)

VDD:
10UF X7 0.22UF X2 10nF X3
180pF Cap for EMI requirement




18A for VDDNB(35W CPU)

VDDNB:
10UF X4 0.22UF X2
180pF Cap for EMI requirement




0.75A for VDDA(35W)

Decoupling between processor and DIMMs
across VDDIO and VSS Split



4A for VDDIO(35W CPU)

VDDIO:
10UF X2 0.22UF X6 4.7uFUF X4
180pF Cap for EMI requirement
3.5A for VDDP(35W)



VDDP:
10UF X3 0.22uF X4
180pF Cap for EMI requirement

3A for VDDR(35W)


VDDR:
4.7UF X4 0.22uF X4 1nF X4
180pF Cap for EMI requirement

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
APU Power(4/5)		
Size	Document Number	Rev
A3	LB475	-1
Date:	Tuesday, August 02, 2011	Sheet 7 of 102



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APU VSS(5/5)

Size
A3

Document Number

LB475

Rev

-1


Date:

Tuesday, August 02, 2011

Sheet 8


of

102



If use single channel, have to use L Group

<http://j.gs/47mr>



ANX9834 power on delay time





Figure 2 power supply sequencing



5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LB475		-1
Date:	Tuesday, August 02, 2011		Sheet 10 of 102

5

4

3

2

1

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LB475

Rev
-1

Date: Tuesday, August 02, 2011

Sheet 11 of 102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LB475		-1
Date:	Tuesday, August 02, 2011	Sheet 12 of	102

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number

LB475



Rev
-1

Date: Tuesday, August 02, 2011

Sheet 13 of 102






Intel HR DM tied to GND
AMD still following previous design




Intel HR channel A & B RST tied together
AMD have to separate channel A & B


H = 8mm
DDR3-2048*107-GP
62.10024.C21





Layout Note:
Place these Caps near
SO-DIMMA.



SO-DIMMB is placed farther from the Processor than SO-DIMMA



Intel HR B channel address is 01
AMD B channel address is 10



(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4



Document Number

LB475





Rev
-1

Date: Tuesday, August 02, 2011

Sheet 16 of 102





GPP CLK port	Device	CLKREQ#
0	New Card	0
1	WLAN	1
2		2
3	LAN	3
4	X	
5	X	
6	X	
7	X	
8	X	



Muxless support
PE_GPIO0 -> VGA RESET
PE_GPIO1 -> VGA PowerEnable

PM_CLKRUN#
checklist: No PU Res
Integrated Resistor PU10K

LDT_STP# connection is just for chipset automation purpose. It is an automatic test for AMD validation team only







CL = 7pF
Freq tolerance +/- 20 ppm

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

HUDSON-M2(1/6)

Size: Custom
Document Number: **LB475**
Date: 1/08/2015, August 02, 2011
Sheet 17 of 102






integrated PU
(FCH Rev 1.2 updated)
integrated PU is not supported when the pin is configured for USB OC (FCH Rev 1.2 updated)


AMD define two function pin on same pin in CRB base on AMD suggestion, make sure Travis_EN# function first so confirm function work normally or not on GPIO66, if work normally, BIOS can re-programming pin to GPIO55 (DVR1841, stuff R1842) and change Travis_EN# to GPIO55 in the future keep Gevent4# for PCIE_RST2 used

Checklist suggestion do not stuff by default

Function	Name	Integrated Resistor	External Resistor
GA20IN	H_A20GATE	8.2K PU	10K PU 3.3_80 DY
KBRST#	H_RCIN#	8.2K PU	10K PU 3.3_80 DY
PME#	EC_SCI#	10K PU	10K PU 3.3_85 DY
THRIPTRIP#	H_THERMTRIP#	10K PU	10K PU 3.3_85 DY
PCIE_RST2#	FCH_PCIE_RST#	10K PU	
Gevent5	MEM_Hot#	10K PU	
Gevent6	EC_SWI#	10K PU	10K PU 3.3_85 DY
WAKE#	PCIE_WAKE#	10K PU	10K PU 3.3_85 DY
USB_OC0#	USB_OC0#	10K PU	
USB_OC1#	USB_OC1#	10K PU	
USB_OC2#	USB_OC2#	10K PU	
Gevent15#	SATA_ODD_PRST#	10K PU	
Gevent16#	ODD_DA	10K PU	
USB_OC5#	USB_OC5#	10K PU	
Gevent17#	EC_SWI#	10K PU	10K PU 3.3_80 DY
USB_OC7#	USB_OC7#	10K PU	
LPC_SMI#	EC_SMI#	8.2K PU	10K PU 3.3_85 DY
GPIO35	SATA_ODD_DA#	8.2K PU	
SERIRQ	INT_SERIRQ	8.2K PU	10K PU 3.3_80 DY
CLK_REQ0	CLK_PCIE_NEW_REQ#	8.2K PU	
CLK_REQ1	CLK_PCIE_WLAN_REQ#	8.2K PU	
CLK_REQ2	CLK_PCIE_WWAN_REQ#	8.2K PU	
CLK_REQ3	PCIE_CLK_LAN_RQ1#	8.2K PU	
CLK_REQ0	PEG_CLKREQ#	8.2K PU	



Pair	Device
0	USB3
1	WLAN/WiMAX
2	USB2(IO Board)
3	Bluetooth
4	WWAN
5	Card Reader(IO Board)
6	E-SATA
7	CCD
8	NC
9	Finger Print
10	USB1(USB3.0)
1.1	NC
1.2	NC
1.3	NC








Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **HUDSON-M2(2/6)**


Size: Document Number
Customer: **LB475** Rev: **-1**

Date: Tuesday, August 02, 2011 Sheet: 18 of 102



<http://j.gs/47mr>

VDDIO	MEM_V1V5	MEM_V1V35
1.5V	H	Don't Care
1.35V	L	H




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HUDSON-M2(3/6)**


Size: Custom Document Number: **LB475** Rev: **-1**

Date: Tuesday, August 02, 2011 Sheet: 19 of 102




<http://j.gs/47mr>

If support USB 3.0 wake-up, tie to 1.1V_S5
 If no, tie to 1.1V_S0
 If no USB 3.0, tied to GND




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

if VGA translator is not implemented,
 C2072 C2028 C2063 C2071 change to stuff 0-ohm

If support USB 3.0 or LAN wake-up, pls tie to 3.3V_S5
 otherwise, tie to 3.3V_S0



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

Confrim
 Codec power use 3.3V_VDDIO_AZ have to tied to 3.3V
 Codec power use 1.5V_VDDIO_AZ have to tied to 1.5V
 If use 1.5V_S5 power, have to add LDO for it extra




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

If USB 3.0 wake-up is supported, tie to 3.3V_S5
 If no, tie to 3.3V_S0,
 If no USB 3.0, tie to GND



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101




220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101



220 ohm 300mA
 68.00084.E21
 2nd = 68.00225.101

<Variant Name>
緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsein 221, Taiwan, R.O.C.


File: **HUDSON-M2(4/6)**

Size: Document Number: **LB475** Rev: **1**

Date: 198589, August 12, 2011 Sheet: 20 of 102

SSID = S.B

REQUIRED STRAPS



CRB:PU 3.3V_AUX_S5
checklist:PU 3.3V_S5
no support S5 PLUS function,PU 3.3V_S5

REQUIRED SYSTEM STRAPS


USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

LPC ROM implemented
checklistsuggestion:
no PU or PD required
(integrated PU 10K)
CRB: do not stuff PU Res

Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

DEBUG STRAPS




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI_AD[27:23]

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
HUDSON-M2(5/6)			
Title	Document Number		
Size A3	LB475		Rev -1
Date: Tuesday, August 02, 2011	Sheet	21	of 102



(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LB475		-1
Date:	Tuesday, August 02, 2011	Sheet 23	of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LB475

Rev

-1

Date: Tuesday, August 02, 2011

Sheet 24 of 102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	LB475	-1	
Date:	Tuesday, August 02, 2011	Sheet 25 of	102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


LB475

Rev








-1

Date: Tuesday, August 02, 2011



Sheet 26 of 102



PCB Version A/D (Pin98)	Pull-Low Resistor	Pull-High Resistor (3D3V_S5)	Voltage
SA	100.0 K	10.0 K	3.0 V
SB	100.0 K	20.0 K	2.75 V
SC	100.0 K	33.0 K	2.54 V
-1	100.0 K	47.0K	2.24 V
-2	100.0 K	64.9K	1.94 V
-3	100.0 K	76.8 K	1.81 V
-4	100.0 K	100.0 K	1.65 V







Thermal sensor



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit






<http://j.gs/47mr>

Place next to pin 39

Place next to pin 25




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	AUDIO CODEC ALC272&G1454
		Size	
Custom	Document Number	LB475	
Date:	tuesday, August 02, 2011	Sheet	29 of 102

(Blanking)


<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	LB475	-1	
Date:	Tuesday, August 02, 2011	Sheet 30	of 102







Pin-XTAL2 is External Clock Input Pin.
R3121 is need when using external clock source.

- 59 MDIO+
- 59 MDIO-
- 59 1D05V_LAN_S5
- 59 MDI1
- 59 MDI1
- 59 1D05V_LAN_S5
- 59 MDI2
- 59 MDI2
- 59 1D05V_LAN_S5
- 59 MDI3
- 59 MDI3
- 59 3D3V_LAN_S5




Make sure PCIE Wake# & PCIE_CLK LAN RQ# connected to 10K resistor pull high close to PCH side

LAN_EESK 1 R3127 2 OR0402-PAD >>> SPEED_100# 59




<http://j.gs/47mr>

Layout Note: Close to U3101 pin C3113 value modify to 1uF capacitor



Layout Note: Close to U3101 pin C3115 ~ C3120

C3122 change to 4.7uF X5R type capacitor



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title LOM		
Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 31 of 102	

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	LB475	-1	
Date:	Tuesday, August 02, 2011	Sheet	32 of 102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LB475		-1
Date:	Tuesday, August 02, 2011	Sheet 33 of	102

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

LB475

Rev

-1




Date: Tuesday, August 02, 2011

Sheet 34 of 102


(Blanking)

<Variant Name>

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A4	LB475				-1
Date:	Tuesday, August 02, 2011			Sheet	35 of 102



Power Sequence



D


(Blanking)

C


B

A

<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Reserved		
Size A4	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 37 of	102

Adaptor in to generate DCBATOUT



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size

A4

Document Number

LB475


Rev

-1



Date: Tuesday, August 02, 2011

Sheet 38 of 102

BATTERY CONNECTOR



83.5R603.D3F
 2ND = 83.5R603.K3F
 3rd = 83.5R603.Q3F



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BATT_CONN**


Size: A3	Document Number: LB475	Rev: -1
Date: Tuesday, August 02, 2011	Sheet: 39	of 102

SSID = Charger

A8 (ANNIE/ASTRO)
PR4007, PR4008

AD+ total power	R1	R2
65w	12.4K	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K

<http://j.gs/47mr>




Charger Current=1.4~3.6A

<Core Design>
緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taspei Hsien 221, Taiwan, R.O.C.


File	BQ24745_Charger	
Size	Document Number	Rev
	LB475	-1
Date:	Tuesday, August 02, 2011	Sheet 40 of 102

SSID = PWR.Plane.Regulator_5v3p3v




SKIPSEL	VRBG3 or VRBG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VRBG3	300kHz	375kHz
VRBG5	365kHz	460kHz



<http://j.gs/47mr>



SA_0113'11
BY POWER TEAM

Cyntec 0.36uH
DCR=1.05mohm
Idc=30A, Isat=60A

Iomax=36A
OPC>60A

SA_0113'11
BY POWER TEAM


Cyntec 0.36uH
DCR=1.05mohm
Idc=30A, Isat=60A

Iomax=36A

<http://j.gs/47mr>

<Variant Name>

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title	ISL6267 VDD CORE		
Size	Document Number	Rev	
Customer	LB475	-1	
Date:	Tuesday, August 02, 2011	Sheet	42 of 102




(Blanking)

<Variant Name>

緯創資通			Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,			Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
Custom	LB475				-1
Date:	Tuesday, August 02, 2011		Sheet	44	of 102


SSID = PWR.Plane.Regulator_1D1V_S5



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 2.2uH PCMC063T-2R2MN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20B
 O/P cap: 220U 2V BEFCX0D221ER 15mohm 3.87Arms PANASONIC/79.22719.20L
 H/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
 L/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$


SSID = PWR.Plane.Regulator_1D2V_S0



I/P cap: 4.7U 25V K0805 X5R/ 78.47522.51L
 Inductor: 2.2uH PCMC063T-2R2MN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20B
 O/P cap: 220U 2V BEFCX0D221ER 15mohm 3.87Arms PANASONIC/79.22719.20L
 H/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
 L/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$

SSID = PWR.Plane.Regulator 1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	PR4608	Frequency	Discharge Mode
	200k ohm	400kHz	Tracking Discharge
	100k ohm	300kHz	
	68k ohm	300kHz	Non-tracking Discharge
	47k ohm	400kHz	

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **1D5V&0D75V**

Size: Custom Document Number: **LB475** Rev: **-1**

Date: Tuesday, August 02, 2011 Sheet: 46 of 102


(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 47 of	102

RT9025 for 2D5V_S0

$I_{omax}=0.6A$
 $OCP>1.8A$



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

RT9025(2D5V_S0)

Size
 A4

Document Number

LB475

Rev


-1

Date: Tuesday, August 02, 2011


Sheet 48 of 102

SSID = VIDEO


LVDS CONNECTOR




CAMERA POWER



SSID = VIDEO







Panel BL brightness/Power En/BL En






<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD/Inverter Connector			
Size	Document Number	Rev	
A3	LB475	-1	
Date:	Tuesday, August 02, 2011	Sheet	49 of 102



CRT Hsync & Vsync level shift



<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 50 of 102	

HDMI CONN


HDMI Level Shifter & CONNECTOR



HDMI DATA3_B_C R5107 1 340R2F-1-GP HDMI DATA3_B_C
 HDMI DATA1_R_C R5108 1 340R2F-1-GP HDMI DATA1_R_C
 HDMI DATA0_R_C R5109 1 340R2F-1-GP HDMI DATA0_R_C
 HDMI CLK_B_C R5124 1 340R2F-1-GP HDMI CLK_B_C





20101009 modify to 240Ohm for EMI request

Qualify LZ57 HDMI DDC Passive Level Shifter
 2011.04.20



confrim by NXP FAE
 Do not need PU Res,
 Reserve PU Res for debug furtur

Outputs are open drain and 5-V tolerant. External pull-up resistors to 5 V are required. These signals must be pulled high (to 3.3 V or 5 V) before VDDC is powered up.



(Blanking)

<Variant Name>

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
eDP					
Size	Document Number				Rev
A4	LB475				-1
Date:	Tuesday, August 02, 2011			Sheet 52 of	102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LB475

Rev
-1

Date: Tuesday, August 02, 2011

Sheet 53 of 102

(Blanking)


<Variant Name>

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A4	LB475				-1
Date:	Tuesday, August 02, 2011		Sheet	54	of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size A4	Document Number LB475		Rev -1
Date: Tuesday, August 02, 2011	Sheet	55	of 102

SSID = SATA



SATA HDD Connector




ODD Connector



SUPPORT ZERO SATA ODD




Front Panel button or Media Detect Circuitry



SATA_RX- and SATA_RX+ Trace Length match within 10 mil

Following AMD routing table



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
 When the drive is powered off, the FET to the MD/DA pin is ON




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDD/ODD**

Size A3 Document Number: **LB475** Rev: **-1**

Date: Tuesday, August 02, 2011 Sheet 56 of 102






INTERNAL STEREO SPEAKERS





<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Audio Jack		
Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 58	of 102


GIGA Lan Transformer




LAN Connector



SPI FLASH ROM (2M byte) for KBC




SSID = RBATT



<Variant Name>





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Flash/RTC			
Size A3	Document Number LB475	Rev -1	
Date: Tuesday, August 02, 2011	Sheet 60	of	102



<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB Power SW			
Size A4	Document Number LB475		Rev -1
Date: Tuesday, August 02, 2011	Sheet 61	of	102

Left side USB Power Switch



USB 3.0 Connector Pin definition



1	POWER	
2	USB 2.0 D-	
3	USB 2.0 D+	
4	GND	
5	StdA_SSRX-	SuperSpeed RX
6	StdA_SSRX+	
7	GND	
8	StdA_SSTX-	SuperSpeed TX
9	StdA_SSTX+	

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB 2.0/3.0**

Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 62 of 102	




Bluetooth Module

1.5A / High Active Voltage 2V




74.07534.A7F


EC6302 put near BLUE1 / all USB put one choke near connector by EMI request




20.F1705.006




<Variant Name>


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BLUE TOOTH		
Size A4	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 63 of	102



Finger Printer Connector




<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Finger Print		
Size A4	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011		
Sheet 64 of 102		

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **MINICARD(WLAN)/TP CONN**

Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 65	of 102



SSID = Wireless

Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title WWAN		
Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 66	of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SIM Card

Size
A4

Document Number


LB475

Rev
-1

Date: Tuesday, August 02, 2011

Sheet 67 of 102

Power button LED(White)



- KBC_NOVO_BTN#_R 1 AFTP6806
- PWRLED_C 1 AFTP6807
- KBC_PWRBTN#_R 1 AFTP6809
- AFTP16

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Bard/Power Button**

Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 68 of	102

SSID = KBC

Internal KeyBoard Connector





←←← KROW[0..7] 27


→→→ KCOL[0..17] 27

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

SSID = Touch.Pad





<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


LB475

Rev


-1

Date: Tuesday, August 02, 2011

Sheet 70 of 102



HDT+ Connectors



<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number LB475		Rev -1
Date: Tuesday, August 02, 2011	Sheet 71	of	102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LB475

Rev

-1

Date: Tuesday, August 02, 2011

Sheet 72 of 102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LB475		-1
Date:	Tuesday, August 02, 2011	Sheet 73 of	102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size

A4

Document Number

LB475

Rev

-1

Date: Tuesday, August 02, 2011

Sheet 74 of 102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Express Card			
Size	Document Number		Rev
A4	LB475		-1
Date:	Tuesday, August 02, 2011		Sheet 75 of 102

(Blanking)

<Variant Name>

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A4	LB475				-1
Date:	Tuesday, August 02, 2011			Sheet 76	of 102

(Blanking)




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 77 of	102


LED

1209 All LED POWER CHANGE 5V_5S


LED Bord CONN.



B475 => Digital Mic circuit.



G-Sensor




STMicro LIS34AL : 74.00034.0BZ
 ADXL335 : 74.00335.0BZ

Layout Comment :


(1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.

(2) Avoid routing under DCDC switching area.



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
G-sensor		
Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 79	of 102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A	Document Number LB475		Rev -1
Date: Tuesday, August 02, 2011	Sheet	80	of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

UNUSED PARTS/EMI Capacitors

Size

A4

Document Number


LB475

Rev


-1

Date: Tuesday, August 02, 2011

Sheet 81 of 102



USB3



Card Reader Board CONN.

- AFTP8201 1 5V_RUSB3_S0
- AFTP8202 1 USB0_DN
- AFTP8203 1 USB0_DP

- AFTP8204 1 AUD_PORTA_R
- AFTP8205 1 AUD_PORTA_L
- AFTP8206 1 AUD_PORTC_R_C
- AFTP8207 1 AUD_PORTC_L_C

- AFTP8209 1 AUD_SENSE_PORT_C
- AFTP8210 1 AUD_SENSE_PORT_A



- AFTP8211 1 WIRELESS_SW#

- AFTP8212 1 USB_PP2
- AFTP8213 1 USB_PN2

- AFTP8214 1 USB_PP5
- AFTP8215 1 USB_PN5

- AFTP8216 1 USB_PWR_EN#
- AFTP8217 1 USB_OC#2_9

- AFTP8220 1 5V_S5





<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **IO Board Connector**


Size A3	Document Number	Rev
	LB475	-1
Date: Tuesday, August 02, 2011	Sheet 82 of	102



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1




JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC


~Variant Name~

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		GPU PCIe/STRAPPING(1/5)	
Size	Document Number		
Custom	LB475	Rev	-1
Date:	Tuesday, August 02, 2011	Sheet	83 of 102






dGPU Power Plus	Voltage	In BACO Mode
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[1-E]_VDD18, DP[1-A]_PVDD, DP[1-A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_VDDC, MPV18, and SPV18	1.8V	ON
DP[1-E]_VDD10, DP[1-A]_VDD10, DPLL_VDDC, and SPV10	1.0V	ON
PCIE_VDDC	1.0V	ON
VDDR3, and A2VDD	3.3V	ON
BIF_VDDC (current consumption = 55mA@1.0V, in VDDCI and A2VDD)	Same as VDDC	ON (Same as BACO mode)
VDDR1	1.8V/1.5V	OFF
VDDC/VDDCI	0.85-1.15V	OFF



VDDCI and VDDC should have separate regulators with a merge option on PCB For Madison and Park, VDDCI and VDDC can share one common regulator

PX_EN	Mode	BIF_VDDC
0	Normal	VGA_Core
1	BACO	1V_VGA






<Variant Name>




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**


Size A3 Document Number **LB475** Rev **-1**

Date: Tuesday, August 02, 2011 Sheet 88 of 102






+3VS to 3.3V_DELAY Transfer




And R9316 60hm, C9304 0.1uF near P93103
 For 3D_V_VGA_S0 power noise
 2011.04.20
 3D_V_VGA_S0 should ramp-up before VGA_Core
 VGA_Core should ramp-up before 1V_VGA_S0
 1V_VGA_S0 should ramp-up before 1D8V_VGA_S0

RT9025 for 1D8V_S0







RT9025 for 1V_S0



$$V_o = 0.8 * (1 + (R1/R2)) = 0.8 * (1 + (10K/39K)) = 1.005 V$$

A04468, SO-8
 Id=11.6A, Qg=9-12nC
 Rds(on)=17.4-22m ohm



(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number	Rev	
A3	LB475	-1	
Date:	Tuesday, August 02, 2011	Sheet	94 of 102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A	Document Number LB475		Rev -1
Date:	Tuesday, August 02, 2011	Sheet 95 of	102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch Panel

Size
A

Document Number


LB475

Rev
-1



Date: Tuesday, August 02, 2011

Sheet 96 of 102

CPU Plate



VGA Std-Off





Check test point




Test Point放在Dimm Door打開可量測處

Structure boss






MiniPCI Std-Off



POWER TESTING POINT--TOP



POWER TESTING POINT--Bottom



<Variant Name>

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number

LB475

Rev

-1

Date: Tuesday, August 02, 2011

Sheet 98 of 102

5


4

3


2

1

POWER SEQUENCE



<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
POWER SEQUENCE		
Size A3	Document Number LB475	Rev -1
Date: Tuesday, August 02, 2011	Sheet 99	of 102

A

B

C

D

E

4

4

3

3

2

2

1

1

A

B

C

D

E

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

A3

Document Number

LB475

Rev

-1

Date: Tuesday, August 02, 2011

Sheet 100 of 102

Thermal Block Diagram

Audio Block Diagram

