


JM50 Ultrabook Block Diagram Rev 1.0



PCH_CPT
GPIO

PCH_CPT GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00				
GPIO 01				
GPIO [2:5]				
GPIO 06				
GPIO 07				
GPIO 08				
GPIO 09				
GPIO 10				
GPIO 11				
GPIO 12				
GPIO 13				
GPIO 14				
GPIO 15				
GPIO 16				
GPIO 17				
GPIO 18				
GPIO 19				
GPIO 20				
GPIO 21				
GPIO 22				
GPIO 23				
GPIO 24				
GPIO 25				
GPIO 26				
GPIO 27				
GPIO 28				
GPIO 29				
GPIO 30				
GPIO 31				
GPIO 32				
GPIO 33				
GPIO 34				
GPIO 35				
GPIO 36				
GPIO 37				
GPIO 38				
GPIO 39				
GPIO 40				
GPIO 41				
GPIO 42				
GPIO 43				
GPIO 44				
GPIO 45				
GPIO 46				
GPIO 47				
GPIO 48				
GPIO 49				
GPIO 50				
GPIO 51				
GPIO 52				
GPIO 53				
GPIO 54				
GPIO 55				
GPIO 56				
GPIO 57				
GPIO 58				
GPIO 59				
GPIO 60				
GPIO 61				
GPIO 62				
GPIO 63				
GPIO 64				
GPIO 65				
GPIO 66				
GPIO 67				
GPIO 72				
GPIO 73				
GPIO 74				
GPIO 75				

EC
NPCE795L

EC GPIO	Use As	Signal Name
GPA0		
GPA1		
GPA2		
GPA3		
GPA4		
GPA5		
GPA6		
GPA7		
GPB0		
GPB1		
GPB2		
GPB3		
GPB4		
GPB5		
GPB6		
GPB7		
GPC0		
GPC1		
GPC2		
GPC3		
GPC4		
GPC5		
GPC6		
GPC7		
GPD0		
GPD1		
GPD2		
GPD3		
GPD4		
GPD5		
GPD6		
GPD7		
GPE0		
GPE1		
GPE2		
GPE3		
GPE4		
GPE5		
GPE6		
GPE7		
GPF0		
GPF1		
GPF2		
GPF3		
GPF4		
GPF5		
GPF6		
GPF7		
GPG0		
GPG1		
GPG2		
GPG6		
GPH0		
GPH1		
GPH2		
GPH3		
GPH4		
GPH5		
GPH6		
GPI0		
GPI1		
GPI2		
GPI3		
GPI4		
GPI5		
GPI6		
GPI7		
GPJ0		
GPJ1		
GPJ2		
GPJ3		
GPJ4		
GPJ5		

www.qdzbwx.com


SM_BUS ADDRESS :



SM-Bus Device	SM-Bus Address
SO-DIMM 0	1010000x (A0h)
SO-DIMM 1	1010001x (A4h)

PCIE 1	N/A
PCIE 2	Minicard WLAN
PCIE 3	N/A
PCIE 4	USB3.0
PCIE 5	N/A
PCIE 6	GLAN
PCIE 7	N/A
PCIE 8	N/A


USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB 3.0 Port (3)
USB 3	USB Port (4)
USB 4	N/A
USB 5	N/A
USB 6	N/A
USB 7	N/A
USB 8	CMOS Camera
USB 9	WLAN
USB 10	Card Reader
USB 11	N/A
USB 12	N/A
USB 13	N/A

SATA0	SATA HDD
SATA1	N/A
SATA2	SATA ODD
SATA3	N/A
SATA4	N/A
SATA5	N/A







R1.0 0119
Sandy Bridge:R0417 = 750 ohm (10V220000093)
Ivy Bridge:R0417 = 680 ohm (10V240000041)




If support S3 power reduction with power good.
1. Mount U0404, D0404, C0413, C0420, R0450, R0452, R0453, Unmount R0460
2. Change R0449 to 1kohm from 200ohm, change R0409 to 0ohm from 130ohm - Design Guide 1.0 page 106




+1.5V 16,17,18,57,60,83



R1.0 S3 circuit: DRAM_RST# to memory should be high during S3
 R1.1 add S3 power reduction







EST 01V01000003

Decoupling guide from Intel PDDG R0.8

+VGF_X_CORE
1uF * 11pcs
10uF * 6pcs
22uF * 6pcs

+VGF_X_CORE
1uF * 11pcs
10uF * 6pcs
22uF * 8pcs(power request)

Graphics core voltage
Voltage range: 0 - 1.52V





- AA46 VAXG21
- AB47 VAXG29
- AB50 VAXG19
- AB51 VAXG18
- AB52 VAXG17
- AB53 VAXG16
- AB55 VAXG15
- AB56 VAXG14
- AB58 VAXG13
- AB59 VAXG12
- AC61 VAXG11
- AD47 VAXG10
- AD48 VAXG9
- AD50 VAXG8
- AD51 VAXG7
- AD52 VAXG6
- AD53 VAXG5
- AD55 VAXG4
- AD56 VAXG3
- AD58 VAXG2
- AD59 VAXG1
- AE46 VAXG0
- NA5 VAXG55
- PA7 VAXG54
- PA8 VAXG53
- PA9 VAXG52
- PA5 VAXG51
- PA6 VAXG50
- PA3 VAXG49
- PA4 VAXG48
- PA5 VAXG47
- PA6 VAXG46
- PA7 VAXG45
- PA8 VAXG44
- PA9 VAXG43
- PA5 VAXG42
- PA6 VAXG41
- PA7 VAXG40
- PA8 VAXG39
- PA9 VAXG38
- PA5 VAXG37
- PA6 VAXG36
- PA7 VAXG35
- PA8 VAXG34
- PA9 VAXG33
- PA5 VAXG32
- PA6 VAXG31
- PA7 VAXG30
- PA8 VAXG29
- PA9 VAXG28
- PA5 VAXG27
- PA6 VAXG26
- PA7 VAXG25
- PA8 VAXG24
- PA9 VAXG23
- PA5 VAXG22

POWER

GRAPHICS


DDR3 - 1.5V RAILS



Chief River
Decoupling guide from Intel (EE)
+1.5VS_VCCDDQ
1uF * 10pcs
10uF * 8pcs
330uF * 1pcs

Processor I/O supply voltage for DDR3
(DC + AC specification)
ICCMAX_VDDQ 5A

PLL supply voltage
(DC + AC specification)





Decoupling guide for A14 (EE)
+VCCSA
1uF * 5pcs
10uF * 5pcs

SENSE LINES 1.8V RAIL


SENSE LINES SA RAIL

Filtered (BGA Only)






Chief River

	+VCCSA_SELO	+VCCSA_SEL1	VCCSA
L	L	L	0.9V
L	H	H	0.85V
H	L	L	0.775V
H	H	H	0.75V



R1.0 0209
Intel Comments







CFG strapping information:

CFG[2]: PCIE Static Numbering Lane Reversal- CFG[2] is for the 16x
 - 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
 - 0: Lane Numbers Reversed

CFG[4]: Embedded DisplayPort Detection
 - 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort
 - 0: Enabled ; An external Display Port device is connected to the Embedded Display Port



CFG[6:5]: PCI Express Port Bifurcation Straps
 - 11 : (Default) x 1 6
 - 10 : x 8 , x 8
 - 01 : Reserved
 - 00 : x 8 , x 4 , x 4

CFG[7]: PEG DEFER TRAINING
 - 1: (Default) PEG Train immediately following xxRESETB de assertion
 - 0: PEG Wait for BIOS training



R2.1 01/09

For iFDIM testing
 R0912~ R0917 close to pin < 1 inch
 R1.1 0512



CPU XDP connector


Check Connector

PCH XDP connector













PEGATRON		Title : CPU_PCH_XDP	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
Custom	JM50	3.1	
Date: Thursday, August 23, 2012		Sheet	10 of 93







Chief River
Decoupling guide from Intel PDDG R0.8
+VCORE 2.2uF * 16 pcs
22uF * 12 pcs

Chief River
+VCORE 2.2uF * 16 pcs
22uF * 18 pcs (power request)




Memory Down CH A





H:5.2mm


DDR3 Vref




If support M3 :
 1. Mount R1802, R1803, R1805, R1806, R1810, R1811, C1802
 2. Un mount R1801, R1804

R1.4--2


PEGATRON		Title : VID Controller	
PEGATRON COMPUTER INC		Engineer: Joyoung_Chianhg	
Size	Project Name		Rev
C	JMS0		3.1
Date: Thursday, August 23, 2012		Sheet	19 of 83



Request by CSC for CMOS clear function



CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)








INTVRMEN: Integrated SUS 1.05V VRM Enables
Low: Enable External VRs
High: Enable Internal VRs

TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)




R1.0
For JTAG to pull high and low.

Remove JTAG schematic





- +VCC_RTC → +VCC_RTC 22.27
- +3VA → +3VA 6,26,27,30,31,57,59,60,81,88,93
- +3VS → +3VS 17,21,22,23,24,25,26,27,28,30,31,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92
- +3VSUS_ORG → +3VSUS_ORG 21,22,24,25,26,27,33
- +VTT_PCH_VCCIO → +VTT_PCH_VCCIO 28.27

R1.0
Delete
+RTC_BAT








COUGAR_POINT_ES1
02V00000001






Frank
0513_Add USB3.0 and Card Reader PCIE and CLKRQ

Frank
0517_Add 3G PCIE and CLKRQ in Port3.




Joyoung R1.0
modify CLK_REQ


- 25-MHz is required in:
- 1. FCIM
- 2. BTM for PCH Display Clock generation in Integrated Graphics platforms



On Board RAM Setting

GPI067	GPI066	GPI065	GPI064	On Board RAM Setting
0000				No on board RAM
0001				Micron 1333MHz 4GB
0010				Elpida 1333MHz 4GB
0110				Elpida 1333MHz 2GB
0101				Micron 1333MHz 2GB
0100				Hynix 1333MHz 2GB
XXXX				TBD
1000				Common Definition 1333MHz 4GB
1001				Common Definition 1600MHz 4GB
0111				Elpida 1600MHz 2GB








Remove SUSACK#.
R1.0
Add XDP_DBRESET#

Add ME_PWRCK.


PM_RSMRST# has pull down 10k ohm in EC

R1.1 Remove some SP in P22





Pull up 2.2k ohm in DDC bus for LVDS .
Remove LVDS net name and add port B.



COUGAR_POINT_ES1
02V00000001

CRT Disable: (For discrete graphic)





1. NC:
CRT_RED,CRT_GREEN,CRT_BLUE
CRT_HSYNC,CRT_VSYNC
2. 1-kΩ ±0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC

DisPlay Port Disable: (For discrete graphic)








1. NC:
ALL

LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS, VccTX_LVDS



USB PORT	Description
USB P00	Touch Panel
USB P01	External 2.0/3.0
USB P02	External Main
USB P03	External Main
USB P04	BT
USB P05	USB
USB P08	Mini PCIE (mSATA)
USB P09	Debug Port
USB P10	Camera
USB P11	WiFi
USB P12	
USB P13	



BBS_BIT0, BBS_BIT1 : Boot BIOS Strap

BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	Reserved
1	1	SPI (PCH)

Sampled on rising edge of PWROK.



This signal has a weak internal pull-up.


R1.0 Add BBS_BTT1 signal.

STP_A16OVR: A16 swap override/ Top-Block swap override jumper


Low=Enabled A16 swap override/ Top-Block swap override

High=Default





R1.0 Add PM_LANPHY_EN Add HOST_ALERT#1_R. Reserve PCH_GPIO24 Add SATA_ODD_PRSNT#_R and FDI_OVRVLTG. Add CRIT_TEMP_REP#_R.



Remove CRIT_PCH_GPIO0_R to XDP. Frank 0502 NO BT module, but the GPIO control pin will contact to page 55. It supports combo card. Frank 0502 No WLAN LED, so GPIO pin change test point. Frank 0504 CRIT_TEMP_REP#_R change net name CRIT_TEMP_REP# and contact to EC (follow BIC50). Frank 0516 Remove SATA_DET#4_R to XDP. Frank 0516 Remove PLL_ODVR_EN and SATA_PWR_EN#1_R to XDP. Frank 0516 Remove FDI_OVRVLTG to XDP. Frank 0516 Remove CRIT_TEMP_REP#_R to XDP.

Table listing U2001F pins and their connections to various components like BMBUSY#, TACH4, LAN_PHY_PWR_CTRL, SATA4GP, etc.













Table listing NCTF pins and their connections to various components like Vss_NCTF15, Vss_NCTF16, etc.



Joyoung R1.0 mount if suppot AOAC. RCIN# has pull high at EC side.





+VTT_PCH_VCCIO	+VTT_PCH_VCCIO	20.27
+VTT_PCH_ORG	+VTT_PCH_ORG	22.27
+1.05VS	+1.05VS	27.57,82.87
+1.5VS	+1.5VS	7.53,57.91
+VCCAFDI_VRM	+VCCAFDI_VRM	27
+3VS	+3VS	17.20,21.22,23.24,25.27,28.30,31.32,33.36,37.44,45,48,50,51.53,57,59.61,80,91,92
+3VS_VCC3_3	+3VS_VCC3_3	27
+1.8VS	+1.8VS	7.25,57,80.84
+VCCP	+VCCP	3.4,6,7,30,32,57,82


```

R1.0
Delete
+VTT_PCH_VCC
+VTT_PCH_VCCDLL_EXP
+VTT_PCH_VCCAPLL_EXP
+VTT_PCH_VCCDLL_FDI
+VTT_PCH_VCCAPLL_FDI
+3VS_VCCA3GBG
+3VS_VCC_GIO
+VCCA_DAC_1_2
+3VS_VCCA_LVDS
+3VM_VCCPSPI
+V_NVRAM_VCCPNAND
+1.8VS_VCCCTX_LVD
+VCCIO_CPU_VCC_DMI
+VTT_PCH_ORG_VCCCLKDMI
    
```

Frank 20110614 Follow Everest

Frank 20110608 EVERST remove 1.8VS and +VTT_PCH_ORG

POWER



Frank 20110608 C2741,C2719, C2713,C2740 is mounted in EIH31

Clock and Miscellaneous

PCI/GPIO/LPC

SATA

MISC

CPU

RTC

Frank 20110608 R2701 is un-mounted and L2701 is mounted in EIH31

R1.0 Delete
+VTT_PCH_VCCUBCORE
+VTT_PCH_VCCIO_SATA3
+VTT_PCH_ORG_VCCAPLL_SATA3
+VTT_PCH_VCCA_A_DPL
+VTT_PCH_VCCA_B_DPL
+VTT_PCH_ORG_SSCVCC
+VCCDPLL_CPY
+VTT_PCH_VCCIO_VCC_SATA
+3VS_VCC_CLKP33
+3VS_VCCPCORE
+3VS_VCCPCPU
+5VSUS_ORG
+5VSUS_PCH_VCCSREFSUS
+5VS_PCH_VCCSREF
+3VSUS_ORG_VCCPAZSUS
+3VSUS_ORG_VCCPSUS

R1.0 Intel Comments
+1.05VS
0503 Remove Remove +1.05VM.






Table of power pins and their values:

+VCC_RTC	+VCC_RTC	20.22
+3VA	+3VA	6.20,26.30,31.57,59.60,81.88,93
+1.05VS_ORG	+1.05VS	26.57,82.87
+VTT_PCH_ORG	+VTT_PCH_ORG	22.26
+VTT_PCH_VCCIO	+VTT_PCH_VCCIO	29.26
+VCCDIFFCLKM	+VCCDIFFCLKM	21
+VCCAFD_VRM	+VCCAFD_VRM	26
+3VS0	+3VS	17.20,21.22,23.24,25.26,28.30,31.32,33.36,37.44,45.48,50.51,53.57,59.61,80.91,92
+3VS_VCC3_3	+3VS_VCC3_3	26
+VCCP	+VCCP	3.45,3.30,32.57,82
+5VSUS	+5VS	51.57,59.91
+3VSUS_ORG	+5VS	31.36,37.45,48.50,51.57,80.87,91
+3VSUS	+3VSUS	20.21,22.24,25.26,33
+3VSUS	+3VSUS	4.22,24.28,30,60.81,92

PCH SPI ROM

PCH SPI ROM


+3VA_EC reserved for share ROM

SHARE ROM CONFIG1

U2801	@	
U2802	@	
U2803	ME+BIOS+EC	4MB
ummount:		
R2855, R2856, R2864, R2865, R2853, R2852, R2834, R2850, R2851, R2832, C2803, U2802, R2869, R2870, R2868, D2802, U2801		

SHARE ROM CONFIG2

U2801	ME Firmware	2MB
U2802	EC+BIOS	4MB
ummount:		
R2858, R2862, R2866, R2867, U2803		





32Mb (05V00000005)
 0500-00NF000 WINBOND/W25Q32BVSSIG
 0500-00VV000 MXIC/MX25L3206EM2I-12G

SPI Debug Connector


layout space issue, so remove J2801.

PCH SMBus






For NPCE795 Power




For PU / PD






- +5VS +5VS 27,36,37,45,48,50,51,57,80,87,91
- +3VS +3VS 17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92
- +3VA +3VA 6,20,26,27,30,57,59,60,81,88,93

KB backlight R3.1 Add 4P CON for KB Backlight Kevin 0601





LID Switch



+VCCP +VCCP 3,4,6,7,30,57,82
 +3VA_EC +3VA_EC 28,30
 +3VS +3VS 17,20,21,22,23,24,25,26,27,28,30,31,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92

Thermal Policy





Joyoung R1.0
FAE suggest common mode choke is on chip side.


R1.1 Swap L_TRDP3 L_TRDN3 & L_TRDP1 L_TRDN1

R1.1 remove CAP of V_DAC_3, V_DAC_2 and V_DAC_1 for FAE suggestion

R1.1 Remove R3405-R3407 & C3409




R1.1 Add 0 OHM for FAE suggestion 0809
JM50: FAE suggest remove

R1.1 Mount R3401-R3403 for FAE suggestion 0809




R1.1 unmount C3409 for FAE suggestion
Joyoung R1.0

R1.0 Change Transformer to smaller
but higher. (joyoung 0904)
Need check for Pin+/- Swap



Change RJ45 CON3401




R1.0 Reserve D3401 for EMI.

R1.0 Mount R3408 for FAE suggestion

R1.1 EMI Request 4.7PF & Set Close to Connector, then removed all



+5VS 27,31,37,45,48,50,51,57,80,87,91
+3VS 17,20,21,22,23,24,25,26,27,28,30,31,32,33,37,44,45,48,50,51,53,57,59,61,80,91,92



+5VS ○ 27,31,36,45,48,50,51,57,80,87,91
 +3VS ○ 17,20,21,22,23,24,25,26,27,28,30,31,32,33,36,44,45,48,50,51,53,57,59,61,80,91,92
 +5VS_AUDIO ○ 36

Internal Speaker Conn.


add R3706, R3707, R3708, R3709 for EMI request





Need change 0702-0028000 in next stage

add R3722, R3723 and C3723, C3725 change 100pF for EMI request

ER1.11



Close J6701



ER1.32



PEGATRON		Title : AUD(4)_****	
<OrgName>		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
Custom	JM50	3.1	
Date: Thursday, August 23, 2012		Sheet	39 of 93



PEGATRON		Title : TPM_****	
<OrgName>		Engineer: Joyoung_Chianhg	
Size	Project Name		Rev
B	JM50		3.1
Date: Thursday, August 23, 2012		Sheet	40 of 93


PEGATRON		Title : CB(2)_R5C833	
<OrigName>		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
C	JMS0	3.1	
Date: Thursday, August 23, 2012		Sheet	41 of 83

+3VS -> +3VS 17,20,21,22,23,24,25,26,27,28,30,31,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92


+12V -> +12V 60,91

PEGATRON		Title : CB(3)_4in1 CardReader	
<OrigName>		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
C	JMS0	3.1	
Date: Thursday, August 23, 2012		Sheet	42 of 83

PEGATRON		Title : CB(4)_NewCard	
<OrigName>		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
C	JMS0	3.1	
Date: Thursday, August 23, 2012		Sheet	43 of 83


+3VS  +3VS 17,20,21,22,23,24,25,26,27,28,30,31,32,33,36,37,45,48,50,51,53,57,59,61,80,91,92

LPC Debug Port




PEGATRON		Title : BUG_Debug	
<OrgName>		Engineer: Joyoung_Chianhg	
Size	Project Name		Rev
B	JM50		3.1
Date: Thursday, August 23, 2012		Sheet	44 of 93

LCD_BACK_EN




- +3VS 20.2, 22.2, 4.25, 26.2, 28.2, 30.2, 32.5, 34.5, 36.5, 38.5, 40.48, 41.51, 42.57, 43.61, 44.65
- +5VS 27.31, 36.37, 48.50, 51.57, 80.87
- +12VS 28.36, 48.91
- +VCCP 3.4, 6.7, 30.32, 57.82
- AC_BAT_SYS 53.81, 87.88

LCD VDDEN / +LED_VCC




- R1.1 Change R4566 to 560 ohm & C4551 to 4.7uf for LVDS Sequence
- R2.0 Change R4566 to 330 ohm for eDP Sequence
- R3.1 Add R4568 560 ohm for LVDS Sequence


Touch Panel




LVDS Connector





LCD_BL_PWM



Digital MIC







Camera






PEGATRON		Title : CRT	
BU1-RD Div.1+HW RD Dept.1		Engineer: <u>Joyoung_Chianhg</u>	
Size	Project Name	Rev	
Custom	JM50	3.1	
Date: Thursday, August 23, 2012		Sheet	46 of 93




PEGATRON		Title : TV(2)_****	
<OrigName>		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
C	JMSO	3.1	
Date: Thursday, August 23, 2012		Sheet	49 of 83

+3VS ○ → +3VS 17,20,21,22,23,24,25,26,27,28,30,31,32,33,36,37,44,45,48,51,53,57,59,61,80,91,92
 +5VS ○ → +5VS 27,31,36,37,45,48,51,57,80,87,91


CPU Thermal Sensor



DIMM Thermal Sensor




PWM Fan




+3VS 17,20,21,22,23,24,25,26,27,28,30,31,32,33,36,37,44,45,48,50,53,57,59,61,80,91,92
 +5VS 27,31,36,37,45,48,50,57,80,87,91

ODD




ZERO POWER ODD SUPPORT
 support Hokey turn off ODD power





Connector for Cable

R2.0 12/15





R1.1 11/02 Remove HDD SATA CONN PART

CH1(MB) : pin 8, 9, 10, 17, 18, 19, 20, NC 不接線
 CH2(HDD) : P3, P5, P3, P10, P11, P12, P13, P14, P15, NC 不接線











USB 2.0 port





PEGATRON		Title : USB3.0	
<OrgName>		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
B	JM50	3.1	
Date: Thursday, August 23, 2012		Sheet 54 of 93	

- +3VA  +3VA 6,20,26,27,30,31,57,59,60,81,88,93
- +3VS  +3VS 17,20,21,22,23,24,25,26,27,28,30,31,32,33,36,37,44,45,46,50,51,53,57,59,61,80,91,92
- +5VSUS  +5VSUS 51,57,59,91
- +5VA  +5VA 37,60,81,91
- +5V  +5V 57,59,60,91
- +5VS  +5VS 27,31,36,37,45,46,50,51,57,80,87,91
- AC_BAT_SYS  AC_BAT_SYS 45,53,81,87,88
- +3V  +3V 24,45,57,59,61,91





30.59 PWR_LED# 

30.59 PWR_LED_standby# 


30.59 CHG_LED_BLUE# 

30.59 CHG_LED_ORANGE# 


- +3VA ○ = 3VA 6,20,26,27,30,31,59,60,81,88,93
- +VCORE ○ = VCORE 6,8,11,80
- +VGF_X_CORE ○ = VGF_X_CORE 7,9,80
- +VCCP ○ = VCCP 3,4,6,7,30,32,82
- +0.75VS ○ = 0.75VS 16,17,83
- +1.05VS ○ = 1.05VS 26,27,82,87
- +1.5VS ○ = 1.5VS 7,26,53,91
- +1.8VS ○ = 1.8VS 7,25,26,80,84
- +3VS ○ = 3VS 17,20,21,22,23,24,25,26,27,28,30,31,32,33,36,37,44,45,48,50,51,53,59,61,80,91,92
- +5VS ○ = 5VS 27,31,36,37,45,48,50,51,80,87,91
- +1.5V ○ = 1.5V 5,16,17,18,60,83
- +3V ○ = 3V 24,45,59,61,91
- +5V ○ = 5V 59,60,91




PEGATRON		Title : System Setting	
<small><OrgName></small>		Engineer: Joyoung_Chianhg	
<small>Size</small>	<small>Project Name</small>	<small>Rev</small>	<small>Rev</small>
Custom	JMSO		3.1
<small>Date: Thursday, August 23, 2012</small>		<small>Sheet</small>	<small>58 of 93</small>



Card Reader




Power BTN and LED



R1.1 change power plane



R1.1 change for TP



R2.0 change for Elan click pad


PEGATRON Title : B to B		
<OrgName>		Engineer: Joyoung Chianhg
Size A	Project Name JM50	Rev 3.1
Date: Thursday, August 23, 2012	Sheet	59 of 93

DC Jack WtoB CONN




- +VCC_RTC ○ +VCC_RTC 20,22,27
- +3VA_EC ○ +3VA_EC 28,30,32
- +3VA ○ +3VA 6,20,26,27,30,31,57,59,81,88,93
- +5VA ○ +5VA 37,81,91
- +3VSUS ○ +3VSUS 4,22,24,28,30,81,92
- +5VSUS ○ +5VSUS 51,57,59,91
- +12VSUS ○ +12VSUS 28,51,81,91
- +1.5V ○ +1.5V 5,16,17,18,57,83
- +3V ○ +3V 24,45,57,59,61,91
- +5V ○ +5V 57,59,91
- +12V ○ +12V 91
- +0.75VS ○ +0.75VS 16,17,57,83
- +1.05VS ○ +1.05VS 26,27,57,82,87
- +1.5VS ○ +1.5VS 7,26,53,57,91
- +1.8VS ○ +1.8VS 7,25,26,57,80,84
- +3VS ○ +3VS 17,20,21,22,23,24,25,26,27,28,30,31,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92
- +5VS ○ +5VS 27,31,36,37,45,48,50,51,57,80,87,91
- +12VS ○ +12VS 28,36,48,91

Battery Connector



- AC_BAT_SYS ○ AC_BAT_SYS 45,53,81,87,88
- A/D_DOCK_IN ○ A/D_DOCK_IN 88
- BAT_CON ○ BAT_CON 88
- +VCCP ○ +VCCP 3,4,6,7,30,32,57,82
- +VCORE ○ +VCORE 6,9,11,80
- +VGF_X_CORE ○ +VGF_X_CORE 7,9,80
- +VTT_PCH_ORG ○ +VTT_PCH_ORG 22,26,27
- +VTT_PCH_VCCIO ○ +VTT_PCH_VCCIO 20,26,27
- +V_VREF_DDR3 ○ +V_VREF_DDR3 16,17,18

B/T MODULE




R1.0 prevent leakage current.

R2.1 01/17





PEGATRON Title : Fersco USB 3.0		
Pegatron Corp.		Engineer: <i>Joyoung_Chianhg</i>
Size A	Project Name JM50	Rev 3.1
Date: Thursday, August 23, 2012		Sheet 61 of 93

PEGATRON		Title : System Setting	
<small><OrgName></small>		Engineer: <i>Joyoung_Chianhg</i>	
<small>Size</small>	<small>Project Name</small>	<small>Rev</small>	<small>Rev</small>
Custom	JMSO		3.1
<small>Date: Thursday, August 23, 2012</small>		<small>Sheet</small>	<small>62 of 93</small>










PEGATRON Title : B to B		
<OrgName>		Engineer: Joyoung_Chianhg
Size A	Project Name JM50	Rev 3.1
Date: Thursday, August 23, 2012		Sheet 63 of 93




PEGATRON		Title : B to B	
<OrigName>		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
C	JMS0	3.1	
Date: Thursday, August 23, 2012		Sheet	64 of 83



This screw hole should be Upside down(TOP and BOTTOM).






LEDCON1		
1		PWR_SW#_LED
2	GND_LED	PWR_LED#_LED
3		PWR_LED_standby#_LED
4		CHG_LED_BLUE#_LED
5		CHG_LED_ORANGE#_LED
6		
7	GND_LED	
8		+5VSUS_LED
9		+5V_LED
10		+3VA_LED





SDCLK trace length shorter, surround with GND.

From System's PCIE interface



Remove Serial Flash

Reserve for BIOS boot function


When ECSS switch to be D3-Delink sideband signal, Serial Flash function is disabled.

Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7




PEGATRON		Title : USB_USB Port	
<OrgName>		Engineer: Joyoung_Chianhg	
Size	Project Name		Rev
B	JM50		3.1
Date: Thursday, August 23, 2012		Sheet	69 of 93

Frank
20110513 Change N13P GPU.




PEX=> From NB
EXP: VGA Card to NB







R1.1 Remove the TP(T7203 T7204) for DACA signal by Nvidia



SKU	OPT	DIS_CRT
R7902	10K Ohm 10V220000003	0.1UF/16V 1AV200000042




Frank
20110613 Follow Vender and spec suggest

R1.1 Remove the TP (T7301 T7311 T7302 T7307 T7303 T7304 T7305 T7306 T7308 T7309 T7310) by Nvidia












TERMINATION RESISTANCE	TERMINATION VOLTAGE	
	3V3 [8:0]	GND [8:0]
5K	1000 B	0000 0
10K	1001 9	0001 1
15K	1010 A	0010 2
20K	1011 B	0011 3
25K	1100 C	0100 4
30K	1101 D	0101 5
35K	1110 E	0110 6
45K	1111 F	0111 7




N13P-GL	
DEVICE ID	0x0E9
STRAP0	45K PU ROM_SCLK 15K PD
STRAP1	45K PU ROM_SI 04x16
STRAP2	10K PU Hynix 15K PD
STRAP3	NC 128X16
STRAP4	NC Hynix 35K PD
	ROM_SO 30K PD

VRAM need change BOM





CALIBRATION PIN	QDRPS
FB_CAL_P0_VDDQ	40
FB_CAL_P1_GND	40
FB_CAL_TERM_GND	60



Frank
20110613 Follow Vender and spec suggest
=> Add C7542, C7543, C7544, C7545 and C7556 mount
Remove C7540, C7561, C7558, C7649
Change C7541, C7557 to 10uF





Frank
20110613 Follow Vender and spec suggest=>Remove R7509 change 42.2 ohm
Jyouyoung
20110913 Follow Vendor spec PUN-05893-001_v02=>Change R7510 to 51.1 ohm

U7001G 1619 QML_18		U7001D 1618 FV000	
A2	GND1	AA27	FBVDD01
AA17	GND5	AA30	FBVDD02
AA18	GND6	AB27	FBVDD03
AA20	GND7	AB33	FBVDD04
AA22	GND8	AC27	FBVDD05
AB12	GND9	AD27	FBVDD06
AB14	GND10	AE27	FBVDD07
AB16	GND11	AF27	FBVDD08
AB19	GND12	AG27	FBVDD09
AB2	GND13	B13	FBVDD10
AB21	GND14	B16	FBVDD11
AB23	GND15	B19	FBVDD12
AB28	GND16	E13	FBVDD13
AB30	GND17	E16	FBVDD14
AB32	GND18	E19	FBVDD15
AB7	GND19	H11	FBVDD16
AC13	GND20	H12	FBVDD17
AC17	GND21	H14	FBVDD18
AC18	GND22	H15	FBVDD19
AA13	GND23	H16	FBVDD20
AC20	GND24	H18	FBVDD21
AE2	GND25	H21	FBVDD22
AE28	GND26	H22	FBVDD23
AE30	GND27	H24	FBVDD24
AE32	GND28	H25	FBVDD25
AE33	GND29	H26	FBVDD26
AE7	GND30	H27	FBVDD27
AH10	GND31	H28	FBVDD28
AA15	GND32	H29	FBVDD29
AH13	GND33	H30	FBVDD30
AH16	GND34	H31	FBVDD31
AH18	GND35	H32	FBVDD32
AH22	GND36	N27	FBVDD33
AH24	GND37	P27	FBVDD34
AH28	GND38	R22	FBVDD35
AH29	GND39	T27	FBVDD36
AH32	GND40	B28	FBVDD37
AH33	GND41	B30	FBVDD38
AH4	GND42	V27	FBVDD39
AH5	GND43	W20	FBVDD40
AH7	GND44	W27	FBVDD41
AK10	GND45	W30	FBVDD42
AK7	GND46	W33	FBVDD43
AL12	GND47	Y27	FBVDD44
AL14	GND48		
AL15	GND49		
AL17	GND50		
AL18	GND51		
AL2	GND52		
AL20	GND53		
AL21	GND54		
AL23	GND55		
AL24	GND56		
AL26	GND57		
AL28	GND58		
AL30	GND59		
AL32	GND60		
AL33	GND61		
AL5	GND62		
AM13	GND63		
AM16	GND64		
AM19	GND65		
AM22	GND66		
	GND67		
	GND68		
	GND69		
	GND70		
	GND71		
	GND72		
	GND73	AN1	
	GND74	AN10	
	GND75	AN13	
	GND76	AN16	
	GND77	AN19	
	GND78	AN22	
	GND79	AN25	
	GND80	AN30	
	GND81	AN34	
	GND82	H8	
	GND83	H9	
	GND84	L27	
	GND85	AF33	
	GND86	N27	
	GND87	P27	
	GND88	R22	
	GND89	T27	
	GND90	B28	
	GND91	B30	
	GND92	V27	
	GND93	W20	
	GND94	W27	
	GND95	W30	
	GND96	W33	
	GND97	Y27	
	GND98		
	GND99		
	GND100		
	GND101		
	GND102		
	GND103		
	GND104		
	GND105		
	GND106		
	GND107		
	GND108		
	GND109		
	GND110		
	GND111		
	GND112		
	GND113		
	GND114		
	GND115		
	GND116		
	GND117		
	GND118		
	GND119		
	GND120		
	GND121		
	GND122		
	GND123		
	GND124		
	GND125		
	GND126		
	GND127		
	GND128		
	GND129		
	GND130		
	GND131		
	GND132		
	GND133		
	GND134		
	GND135		
	GND136		
	GND137		
	GND138		
	GND139		
	GND140		
	GND141		
	GND142		

VRAM CH A

TOP SIDE

BOT SIDE





TOP SIDE

BOT SIDE

PEGATRON Title : **FRAME BUFFER A**
 BG1-HW RD Div.2-NB RD Dept.1 Engineer: **Joyoung Chianhw**
 Size Project Name
 Ac **JM50**
 Date: Thursday, August 23, 2012 Sheet 76 of 93



TOP SIDE

BOT SIDE



TOP SIDE


BOT SIDE



PEGATRON		Title : Connector, LED	
PEGATRON COMPUTER INC		Engineer: <i>Joyoung_Chianhg</i>	
Size	Project Name		Rev
C	P/N	JM50 <OrgAddr2>	3.1
Date: Thursday, August 23, 2012		Sheet	78 of 83



PEGATRON		Title : GPU PWR/GND	
PEGATRON COMPUTER INC		Engineer: <i>Joyoung_Chianhg</i>	
Size	Project Name		Rev
C	P/N	JM50 <OrgAddr2>	3.1
Date: Thursday, August 23, 2012		Sheet	79 of 83

+VCORE & +VGFX POWER SUPPLY




VCORE	One phase	Two phase
R8000	@	4990hOhm
R8001	@	13.3kOhm
R8008	6800hOhm	6650hOhm
R8012	2740hOhm	3740hOhm
R8013	@	13.3kOhm
R8019	63.4kOhm	75kOhm
R8021	4870hOhm	8450hOhm
R8023	15kOhm	43.2kOhm
R8024	00hOhm	1330hOhm
R8027	2.7kOhm	1.33kOhm
R8028	@	1.96kOhm
R8031	7500hOhm	4990hOhm
R8037	7.5kOhm	@
R8038	13kOhm	@
R8039	00hOhm	@
R8047	@	100hOhm
R8052	43kOhm	52.3kOhm
C8004	@	4.7uF/6.3V
C8005	@	22uF/6.3V
C8006	@	10uF/6.3V
C8007	@	0.22uF/6.3V
C8008	@	0.1uF/25V
C8009	@	1uF/10V
C8010	@	22uF/6.3V
C8013	33pF/50V	22pF/50V
C8019	@	10pF/50V
C8023	680pF/50V	220pF/50V
C8036	3300pF/25V	0.047uF/16V
L8000	@	50hH
L8002	0.1uH	@
U8002	@	VT1323FCR

+5VO & +3VO POWER SUPPLY



+1.05VO POWER SUPPLY




<Variant Name>

PEGATRON		Title : POWER_+VCCP	
		Engineer: Clark Liang	
Size	Project Name		Rev
Custom		JM50	1.0
Date: Thursday, August 23, 2012		Sheet	82 of 94

+1.5VO POWER SUPPLY

1.5VO	UMA	DSC
Vout	1.5V	1.557V
R8305	4.02KOhm	3.01KOHM
R8308	18.2KOHM	5.1KOhm
R8309	4.02KOhm	3.24KOhm


11/07/21
 +1.5VO
 REQUIRE: 22UF*6PCS
 EE: 10UF*8PCS/1uF*10PCS
 PWR: 22UF*3PCS



$V_{OUT} = V_{REF} (1 + R_{fb1}/R_{fb2})$
 Where $V_{REF} = 0.75V$

$F_{sw} = V_{OUT} / (N_{sw} * K_{ON})$
 $N_{sw} = \text{an integer of 3 (VT385) or 4 (VT388)}$
 $K_{ON} = \text{a constant with a value of 400nsV}$


+0.75VS POWER SUPPLY



<Variant Name>

PEGATRON		Title :	POWER_DDR & VTT
		Engineer:	Clark Liang
Size	Project Name		Rev
Custom		JM50	1.0
Date:	Thursday, August 23, 2012	Sheet	83 of 94


+1.8VS POWER SUPPLY



<Variant Name>

PEGATRON		Title :	POWER_+1.8VS
		Engineer:	Clark Liang
Size	Project Name	JM50	Rev
Custom			1.0
Date:	Thursday, August 23, 2012	Sheet	84 of 94

VCCSA POWER SUPPLY



TPS51463RGER for Chief River ULV

+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.85V
H	L	0.775V
H	H	0.75V

TPS51461RGER for Huron River

+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.85V

R8506@ for colay for Huron river and chief river .

(Input Current :1.36A)

(Max:6A)

(Max:6A)

D

D

C

C

B

B

A

A

<Variant Name>

PEGATRON			Title :	POWER_N/A
			Engineer:	Clark Liang
Size	Project Name			Rev
Custom			JM50	1.0
Date: Thursday, August 23, 2012		Sheet 86 of 94		

5


4

3

2

1

VGA_CORE POWER SUPPLY



VGA_DPRSLPVR	VGA_PSI#	VO_action
L	L	1 Phase CCM
H	L	2 Phase DE
L	H	2 Phase CCM
H	H	1 Phase DE

OCV : 60A
EDP = 35A

R8703=(Period(us)-0.29)*2.65
Period(us)=1/300KHz

R8706 Setting OCP

For Common BOM, Remove @


For UMA SKU
Remove @ and DSC_@


For DSC SKU
Remove @

<Variant Name>

PEGATRON		Title : POWER_VGACORE	
Size		Project Name	
Custom		JM50	Rev 1.0
Date: Thursday, August 23, 2012	Sheet 87	of 94	

BATTERY CHARGER





<Variant Name>

PEGATRON Title : POWER_N/A		
Engineer: Clark Liang		
Size Custom	Project Name JM50	Rev 1.0
Date: Thursday, August 23, 2012		Sheet 89 of 94


BATTERY IN DETECT




<Variant Name>

PEGATRON Title : POWER_DETECT		
Engineer: Clark Liang		
Size Custom	Project Name JM50	Rev 1.0
Date: Thursday, August 23, 2012		Sheet 90 of 94



SUSB#_PWR POWER





SUSC#_PWR POWER




DGPU_EN_PWR POWER



VSUS_ON POWER



POWER GOOD DETECTOR




<Variant Name>

PEGATRON		Title : POWER_PROTECT	
		Engineer: Clark Liang	
Size Custom	Project Name JM50	Rev 1.0	
Date: Thursday, August 23, 2012		Sheet	92 of 94

AC_BAT_SYS	→	AC_BAT_SYS	45,53,81,87,88
BAT_CON	→	BAT_CON	60,88
+5VA	→	+5VA	37,60,81,91
+3VA	→	+3VA	6,20,26,27,30,31,57,59,60,81,88
+5VO	→	+5VO	52,65,80,81,82,83,85,91
+3VO	→	+3VO	53,81,84,85,91
+1.8VO	→	+1.8VO	60,84
+1.5VO	→	+1.5VO	83,91
+1.05VO	→	+1.05VO	82,91
+0.75VO	→	+0.75VO	83
+12VSUS	→	+12VSUS	28,51,81,91
+5VSUS	→	+5VSUS	51,57,59,91
+3VSUS	→	+3VSUS	4,22,24,28,30,60,81,92
+12V	→	+12V	60,91
+5V	→	+5V	57,59,60,91
+3V	→	+3V	24,45,57,59,61,91
+1.5V	→	+1.5V	5,16,17,18,57,60,83
+12VS	→	+12VS	28,36,48,91
+5VS	→	+5VS	27,36,37,48,50,51,57,80,87,91
+3VS	→	+3VS	17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92
+1.8VS	→	+1.8VS	7,25,26,57,80,84
+1.5VS	→	+1.5VS	7,26,53,57,91
+1.05VS	→	+1.05VS	26,27,57,82,87
+VCCSA	→	+VCCSA	7,85
+0.75VS	→	+0.75VS	16,17,57,83
+VCORE	→	+VCORE	6,9,11,80
+VGFX_CORE	→	+VGFX_CORE	7,9,80
+12VS_VGA	→	+12VS_VGA	60,91
+3VS_VGA	→	+3VS_VGA	57,70,72,74,75,87,91
+1.5VS_VGA	→	+1.5VS_VGA	57,71,75,76,77,91
+1.05VS_VGA	→	+1.05VS_VGA	57,70,71,72,91


FOR POWER TEST



<Variant Name>


PEGATRON		Title : POWER_SIGNAL	
		Engineer: Clark Liang	
Size	Project Name	JM50	Rev
Custom			1.0
Date: Thursday, August 23, 2012		Sheet	93 of 94

SPEC rating



Output Rail	Current Rating
+12V	(10mA)
+12VS	(10mA)
+3VSUS	(0.319A)
+3V	(0.278A)
+3VS	(1.809A)
+3VA	(0.07A)
+5VSUS	(0.021A)
+5V	(1.615A)
+5VS	(1.783A)
+5VA	(0.1A)
+1.05VS	(3.37A)
+VCCP	(5.95A)
+1.5VS	(0.009A)
+1.5V	(9.688A)
+0.75VS	(1A)
+VCCSA	(4.8A)
+1.8VS	(1.002A)
+VCGFX_CORE (UMA)	(12A)
+VCGFX_CORE	(21.5A)

CPU_VRON, CPU_VRON_PWR
 SVID_VDIO, SVID_VCLK, SVID_ALERT#,
 VCCSENSE, VSSSENSE,
 VCC_GFX_SENSE, VSS_GFX_SENSE
 ALL_SYSTEM_PWRGD
 VRM_PWRGD, VGFX_PWRGD, I_MON, VGFX_IMON2



PEGATRON Title : ****		
BG1\HW1		Engineer: <i>Joyoung_Chianhg</i>
Size A	Project Name JM50	Rev 3.1
Date: <i>Thursday, August 23, 2012</i>	Sheet	96 of 93

PR

PR2.1 RTC pin define swap

PR_S01:Change C3627,C3626 from X5R to Y5V
 PR_S02:According with INTEL datasheet suggest.(Power circuit mount)
 PR_S03:To prevent 誤動作 PCIE Wake.
 PR_S04:To change WLAN LED control by MODULE then gate control by 3G LED.
 PR_S05:To change 3G LED control by MODULE.
 PR_S06:To prevent leakage current and mount R for cost down.
 PR_S07:RF reserve.
 PR_S08:Move P.U 10K near 3G connector.
 PR_S09:Change LED POWER rail from +5VSUS_LEDDB(+5VSUS) to +5VA_LEDDB(+5VA) .(To resolve Battery LL issue)
 PR_S10:Change LED POWER rail from +5VSUS_LEDDB(+5VSUS) to +5V_LEDDB(+5V)
 PR_S11:Del JP, +3VS_CR change Net name to +3VS
 PR_S12:ESD change solution ,Add U6512 ,Del C6509,D6501~3,U6502,U6503,D6401
 PR_S13:Change NET name to +3VS
 PR_S14:Change 10uF to 22uF for wave of CRT display.
 PR_S15:Add 10uF (C6803)for USB droop test.
 PR_S16:D5201 PIN Swap
 PR_S17:ME modify. (H6532,8,1,9,4,3,5,H6945),DEL H6944
 PR_S18:EMI add.
 PR_S19:Change to unmount for ME
 PR_S20:RF request.
 PR_S21:LED light fine-tune.
 PR_S22:BIOS request for UMA and DSC platform identifying.


SR BOM change

SR1.1 Un-mount Q5602, Q5601 and mount R5323 and R5310
 SR1.2 CE5001 un-mount
 SR1.3 L3602 mount
 SR1.4 R7005 un-mount
 SR1.5 R7410 change 10K ohm
 SR1.6 R4504 change 10K ohm for LVDS backlight
 SR1.7 R7430, R7432, R7433 un-mount
 SR1.8 R7608, R7611 change 162 ohm

ER

ER1.1 PI pin connect to ESD and VDD pin reserve 0.1 uF cap
 ER1.2 Add diode and reserve 0 ohm for AC adapter plug in /out voice
 ER1.3 U5201 change G547G1P81U for Desing IP
 ER1.4 Add Card Reader LED
 ER1.5 J3701, J3702, J4601, J5201, J5304,J5001 chang connector
 ER1.6 R6505~R6508 change 0603 size
 ER1.7 D4801 contact to 2.2K ohm for EA solution in HDMI issue
 ER1.8 CPU_THERM# contact to FORCE_OFF#
 ER1.9 RTC battery connector (J2001)Pin1, Pin2 swap
 ER1.10 D3707, D4618, D5201, D5301, D6502, D6503, D6802 VDD pin reserve 0.1 uF cap
 ER1.11 R3720 R3721 change 51ohm for consumer spec in HP
 ER1.12 L4601, L4602, L4603 change 27nH and add C4622, C4623, C4624 for EA solution in CRT
 ER1.13 L5301, L5302, L5306 change 0 ohm and L5305 change short pin, C5321, C5327,C5307, C5322, C5315, C5305, C5313 change amount
 ER1.14 Change R4566 from 300(0603) to 150(0402) for LVDS power sequence solution
 ER1.15 USB port 0 and port 1 swap
 ER1.16 Vcore_add CE8002&CE8006 to replace CE0601&CE0602
 ER1.17 VGFY_CORE(IGPU) add CE8007 to replace CE0705
 ER1.18 reserve M_VREF schematic
 ER1.19 Reserve C2623, C2624, C4514, C4515 for WLAN solution
 ER1.20 Reserve C4510, C4512, C4513 for 3G and L6002~L6004, L4502 change 47 ohm Bead
 ER1.21 C6007, C6006 mount for WLAN
 ER1.22 RN3002 change 2R4P
 ER1.23 LED and BT schematic change to LED board
 ER1.24 LED power change 5VSUS, so R5618, R5616, R5623 change 560 ohm
 ER1.25 VRAM change co-lay footprint
 ER1.26 Reserve C5601, C5602, C5603, C6356, C6357 to 47pF for RF request
 ER1.27 Reserve C4516, C4517 to 10pF for RF request
 ER1.28 U6504,U6505 change AZ3028 for EMI request
 ER1.29 D6401, D6501, D6502 change ESD AZ5023 in for EMI request in LAN function
 ER1.30 Add C6010 C6011 for EMI request
 ER1.31 Merge Q6704 and remove U6704
 ER1.32 D3720 change to mount for EMI request
 ER1.34 Reserve C6913(47PF), C6902(0.1uF), C6623(47PF), C6606(22uF) for 3G
 ER1.35 L6601=>0901-00H1000 FERRITE BEAD(1206)390 OHM/2A

Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)



Power On Sequence
1 → 23

Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)

