


Volks_AMD Comal DIS/UMA (14") Ultra/Slim

<http://laptopblue.vn/>

01





PCB 6L STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1(High)
- LAYER 4 : IN2(Low)
- LAYER 5 : SVCC
- LAYER 6 : BOT



Power Source

- BQ24728**
System Charge Power (+BATCHG)
- G5934RZ1U**
System Discharge Power (+1.5V/+3V/+5V) (+3VSUSV/+3VLAVCC/+1.1V)
- Richtek RT8223PZ**
System Power (+3VPCU/+5VPCU/+3VS5/+5VS5)
- SL6277/RT8228AZ/AP3407A/ISL6208BCRZ**
Processor Power (+VCC_CORE/+1.2V/+2.5V/+VDDNB_CORE)
- Richtek RT8207L**
System Memory Power (+1.5VSUS/+0.75V_DDR_VTT)
- Richtek RT8228AZ**
PCH Power (+1.1VS5)
- RT8152E/G5193/G5193R41U/NB650**
DGPU Power (+VGA_CORE/+1.0V_VGA/+3V_VGA/+1.5V_VGA/+1.8V_VGA/+VDDCI)


			PROJECT : VOLKS_Comal 14" Quanta Computer Inc.	
			Size A3 Document Number Block Diagram	Rev 1A
Date: Thursday, September 20, 2012 Sheet 1 of 42				







HDT+ Connector for Debug only



VID Override Circuit



		BOOT VOLTAGE	
SVC	SVD	VFIX_+VDD =VCC/GND	VFIX_+VDD =OPEN
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8



Soldermask openings for all bottom side vias/TPs under FS1

PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.

NB5



Size	Document Number	Rev
Custom	Llano DDR3 MEM I/F	1A

Date: Thursday, September 20, 2012 | Sheet 3 of 42

laptopblue v1n

DP0 output to eDP to LVDS converter

Display port power 1.5V min 1.2v max : 1.65v



4/19 HDMI change to DP2 for Comal.

DP2 output to HDMI connector


note -HDMI P&N can not swap

Note: CLK_APU_HCLKP/N is 100MHZ SSC


Note: CLK_DP_NSSCP/N is 100MHZ non-SSC

PV1 add for HW thermal protect

To AMD HDT




DMAACTIVE_L controls entry and exit from the sleep and power states



Thermal

TP82
TP33
TP84
TP49

4/19 For Comal, close to APU.











PROJECT : VOLKS Comal 14"
Quanta Computer Inc.

Size	Document Number	Rev
Date: Thursday, September 20, 2012	Llano Display/Misc	1A
Sheet	4	of 42

APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V





GEVENT0# internal pull Hi 8.2K to +3V
GEVENT1# internal pull Hi 8.2K to +3V

GEVENT23# internal pull Hi 8.2K to +3V
GEVENT5# internal pull Hi 8.2K to +3VS5





PCIE_WAKE# no need to pull Hi resistor from check list

CLK_REQ2# internal pull Hi 8.2K to +3V
CLK_REQ3# internal pull Hi 8.2K to +3V
CLK_REQ4# internal pull Hi 8.2K to +3V

This pin is used to power down VGA DAC regulators when CRT no connected

GEVENT16# internal pull Hi 8.2K to +3VS5
GEVENT15# internal pull Hi 8.2K to +3VS5


To Azalia



Hudson-M3-A14

PROJECT : VOLKS Comal 14"
Quanta Computer Inc.




Size Custom Document Number **Hudson-M3 GPIO/USB/AZ/RGMII** Rev 1A
Date: Thursday, September 20, 2012 Sheet 6 of 42



PROJECT : VOLKS Comal 14"
Quanta Computer Inc.


Size	Document Number	Rev
Custom	Hudson-M3 ACP/PCI/CLOCK	1A
Date: Thursday, September 20, 2012 Sheet 7 of 42		

NBS





Vender	Size	P/N
AMIC	2M	AKE38ZN0801
WINBOND	2M	AKE38FPON01
Socket		DFHS08FS023

ID4	ID3	ID2	ID1	ID0	CONFIG	31- Level BOM	Item
0	0	0	0	0	UMA		1
0	0	0	1	0			2
0	0	1	0	0			3
0	0	1	1	0			4
0	1	0	1	0			5
0	1	1	1	0			6
1	0	0	1	0			7
1	0	1	1	0			8
0	0	0	0	1	SG / Muxless		9
0	0	1	0	1			10
1	0	0	1	1			11
1	0	1	1	1			12





SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	Manufacturer
0	0	0	Samsung
0	0	1	Hynix
0	1	0	NC
0	1	1	no support side port



PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.

Size Custom Document Number **Hudson-M3 SATA/HWM/SPI** Rev 1A
Date: Thursday, September 20, 2012 | Sheet 8 of 42



if support USB 3.0 wake up should be change pull hi to S5 power

if support USB 3.0 wake up should be change pull hi to S5 power


	PROJECT : VOLKS Comal 14"	
	Quanta Computer Inc.	
	Size Custom	Document Number Hudson-M3 POWER/GND
Date: Thursday, September 20, 2012	Sheet 9	of 42

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OR RESISTORS.


http://laptopblue.vn/

DEBUG STRAPS

STRAPS PINS



FCH has 15K Internal Pull Up for PCI_AD[27:23]




remove reserve pull low resistor reserve test point only.

REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE ENABLED
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

FCH_PWRGD






PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.

Size: Custom | Document Number: Hudson-M3 STRAP/PWRGD | Rev: 1A
 Date: Thursday, September 20, 2012 | Sheet: 10 of 42




SCA_SCL pull high => EEPROM mode
SCA_SDA pull low => EEPROM Free mode




EE PROM R3054,R3056
EC OPTION R3055,R3057

	PROJECT : VOLKS_Coma1 14" Quanta Computer Inc.	
	Size Custom Document Number RTD2132S	Rev 1A
Date: Thursday, September 20, 2012 Sheet 11 of 42		



PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM1_H=4.0_RV5
d3r-ddrk-20401-tp4b-204p-ruv
DGMK4000361
SOCKET DDR3 SODIMM(204P,H4.0,RV5)QBCON




PC2100 DDR3 SDRAM SO-DIMM (204P)



DDR3-DIMM1_H=4.0_RV5
d3r-ddrk-20401-tp4b-204p-ruv
DGMK4000361
SOCKET DDR3 SODIMM(204P,H4.0,RV5)QBCON

[2,4,6,8,9,10,11,13,14,23,24,25,26,27,28,29,30,36,37,38,41] +3V
[2,3,4,5,13,35,37,41] +1.5VSUS
[13,35] +0.75V_DDR_VTT


Place these Caps near So-Dimm0.



For EMI RESERVE




Reserved for AMD suggest




PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.



NB5	Size Custom	Document Number	Rev 1A
	System Memory 1/2 (5.2H)		
Date: Thursday, September 20, 2012		Sheet 12of	42



Place these Caps near So-Dimm1.




For EMI



	PROJECT : VOLKS_Comal 14"	
	Quanta Computer Inc.	
Size Custom	Document Number System Memory 2/2 (9.2H)	Rev 1A
Date: Thursday, September 20, 2012 Sheet 13of 42		

FOR Mars support Gne3: AC cap needs use 0.22u
 FOR Thames: AC cap need use 0.1u for Gen2



For Mars NC pin :
 N38, M37, M35, L36, L38, K37, K35, J36, J38
 H37, H35, G36, G38, F37, F35, E37


FOR Mars NC pin :
 N33, N32, N30, N29, L33, L32, L30, L29, K33, K32
 J33, J32, K30, K29, H33, H32

Mars/ Chelsea Only : Stuff Ra
 Do not install For Thames

Install for Thames ONLY: Stuff Rb
 Do not install for Chelsea

Install 2k for Thames
 Install 1k for Mars


	Chelsea/MARS	Thames
Ra	1.69K	n/a
Rb	n/a	1.27K
Rc	1K	2K



[16,18,19,37] +1.0V_VGA




PROJECT : VOLKS_Comal 14"
 Quanta Computer Inc.



Po Mars only: AF35, AG36: No pullup
Po Mars only: AN36, AP37: No pullup

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS. NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% TX output swing 1: Full TX output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512kbit M25P05A (STD) 101 - 1Mbit M25P10A (STD) 101 - 2Mbit M25P20A (STD) 101 - 4Mbit M25P40 (STD) 101 - 8Mbit M25P80 (STD) 101 - 512kbit Pm25V512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX




Memory Aperture size:

GPIO9 BIOSROM	GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0
0	256M	0	1
0	64M	0	1
0	32M	0	1
0	512M	1	0
0	1G	1	1
0	2G	1	0
0	4G	1	1

Mars : stuff Ra=> disable MLPS
Chelsea : stuff Rb=> enable MLPS

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.




Power Up/Down Sequence



PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.


Size Custom Document Number Mars_LVDS / STRAP Rev 1A

Date: Thursday, September 20, 2012 Sheet 17 of 42



Support BACO Mode

- [20,21,22,37] +1.5V_VGA
- [14,16,19,37] +1.0V_VGA
- [15,16,19,38] +1.8V_VGA
- [37] +3V_VGA
- [36] +VGA_CORE



- Note1. 1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)
2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)


PX_EN = 0, for Normal Operation
PX_EN = 1, for BACO MODE

PROJECT : VOLKS_Coma1 14"
Quanta Computer Inc.

Size Custom Document Number **Mars_Power & BACO** Rev TA

Date: Thursday, September 20, 2012 | Sheet 18 of 42

For Thems a dedicated BEAD is required for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10



For Mars :Ra ,Rb : no stuff

For Thems/ Chelsea :
Ra , Rb : stuff 150R


[14,16,18,37] +1.0V_VGA
[15,16,18,38] +1.8V_VGA



PROJECT : VOLKS_Coma1 14"
Quanta Computer Inc.


Size Custom	Document Number Mars_DP Powers	Rev 1A
Date: Thursday, September 20, 2012		Sheet 19 of 42

For EMI 0 ~ 22 ohm








PV2 change to non-stuff for Green Clock solution

Green Clk





PV2 change to stuff for Green Clock solution

Change to 0603 size for EMI request








if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)



CARD READER



SD / MMC

<http://laptopblue.vn/>







	PROJECT : VOLKS_Comal 14" Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number Card Reader control (RTS5229-GR)	

<http://laptopblue.vn/>




PV2 Change solution to same as U52

USB 2.0/3.0 Combo



Accelerometer Sensor





[23,25,32,33,34,35,36,38,39,40,41] +5VS5
[4,7,25,27,28,29,30,31,32] +3VPCU

NB5	PROJECT : VOLKS_Comal 14"	
	Quanta Computer Inc.	
Size Custom	Document Number	Rev 1A
USB 3.0/KB/Green CLK		
Date: Thursday, September 20, 2012		Sheet 26 of 42


<http://laptopblue.vn/>

Mini Card WLAN/BT(Optional)





Local Thermal Sensor

DDR3 Thermal Sensor



Main:AL001412003 EMC1412-1-ACZL-TR(98h)
 2nd:AL000431014 TMP431ADGKR(98h)


Green CLK Circuitry




	PROJECT : VOLKS_Comal 14" Quanta Computer Inc.	
	Size Custom	Document Number MINI-PCIE/LED
Date: Thursday, September 20, 2012 Sheet 27 of 42		

Power Button Connector


Pin1 : +3VPCU(LIDSWITCH PWR)
 Pin2 : POWER LED
 Pin3 : LIDSWITCH
 Pin4 : GND
 Pin5 : GND
 Pin6 : POWERON#




CPU FAN



LED Status





14 "TP LED




SATA HDD Connector(Cable type)


Bypass CAP close conn





Mini PCI-E Card 2- Full size mSATA



+VIN Cap







TP for 14"



PROJECT : VOLKS Comal 14"
Quanta Computer Inc.



Size Custom	Document Number	Rev 1A
	SATA HDD/ODD/MSATA CONN	
Date: Thursday, September 20, 2012		Sheet 28 of 42

ITE pin 100 , 104 , 106 default can not pull up to +3VPCU it will cause chip into test mode






Vender	Size	P/N
PME	4M	AKE39ZNO500
GGD	4M	AKE39GN0Q00
AMC	4M	AKE39F-0800

Socket DFHS08FS023



For GPU thermal
for Battery charge/discharge
for CPU thermal

PV1 Change to short pad



0424 Fix PWR_LED

Platform model	GPIO42	adapter
SG/DIS	High	90W
UMA	Low	65W

Hi ==> DIS/SG
Low ==>UMA


PROJECT : VOLKS Comal 14"
Quanta Computer Inc.

Size Custom Document Number EC (KB3926)ROM Rev 1A

Date: Thursday, September 20, 2012 | Sheet 29 of 42


+5V +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A





Current Limit setting
 $VILIMx = (RILIMx \times 10\mu A) / 10 = IILIMx \times RDS(ON)$
 $RILIMx = (IILIMx \times RDS(ON)) \times 10 / 10\mu A$


TONSEL= VREG5
Vout1=400kHz/Vout2=500kHz



PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.


Size Custom	Document Number 3/5V55 (RT8223P)	Rev 1A
Date: Thursday, September 20, 2012 Sheet 32 of 42		






+1.5V +/- 5%
Countinue current:10A
Peak current:12A
OCP minimum 15A



R_{ds (on)} 5m ohm


	PROJECT : VOLKS_Comal 14" Quanta Computer Inc.	
	Size Custom	Document Number DDR3 (RT8207)
Date: Thursday, September 20, 2012 Sheet 35 of 42		






- +3V [2,4,6,8,9,10,11,12,13,14,23,24,25,26,27,28,29,30,36,38,40,41]
- +VIN [28,30,31,32,33,34,35,36,38,40,41]
- +3V55 [6,8,9,10,25,26,27,29,32,34,36,41]
- +5VSS [23,25,26,32,33,34,35,36,38,39,40,41]
- +3V_VGA [18]
- +12VALW [31,41]
- +1.5VSUS [2,3,4,5,12,13,35,41]
- +1.5V_VGA [18,20,21,22]
- +1.8V_VGA [15,16,18,38]
- +3V_DELAY [15,17,18]
- +VGA_CORE [18,36]

R1 Value	P/N	1.0V_VGA
2.15K	CS22152FB07	1.0V
1.54K	CS21542FB02	0.95V






	PROJECT : VOLKS_Comal 14" Quanta Computer Inc.	
	Size Custom Document Number ISL6277	Rev 1A
Date: Thursday, September 20, 2012 Sheet 39 of 42		



<http://laptopblue.vn/>

 NB5	PROJECT : VOLKS_Comal 14" Quanta Computer Inc.	
	Size C	Document Number History
Date: Thursday, September 20, 2012		Sheet 42 of 42
Rev 1A		