


Wistron Confidential

PV


2009/10/19

REV : PV-01

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
S-Class Intel			
Size A3	Document Number	S-Class Intel	Rev SD
Date:	Wednesday, October 28, 2009	Sheet	1 of 62

Intel Calpella Arrandale Block Diagram



SYSTEM DC/DC RT8205A	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +3VALW +3VL 53
SYSTEM DC/DC RT8209B	
INPUTS	OUTPUTS
DCBATOUT	+1.05VS_VTT +1.05VS 58
SYSTEM DC/DC ADP3211MNR2G	
INPUTS	OUTPUTS
DCBATOUT	+VCC_GFX_CORE 55
TI CHARGER BQ24740	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA 52
SYSTEM DC/DC RT8207GQW	
INPUTS	OUTPUTS
DCBATOUT	+1.5VU +0.75VS 56
SYSTEM DC/DC RT8208AGQW	
INPUTS	OUTPUTS
DCBATOUT	+VGA_CORE 55
CPU DC/DC ADP3212MNR2G	
INPUTS	OUTPUTS
DCBATOUT	+VCC_CORE 0.844-1.3V 65A 54
SYSTEM DC/DC APL5930/APL5930	
INPUTS	OUTPUTS
+3VS	+1.8VS_NB +1.8VS_VGA
+1.5VS	+1.1V_REG 57

PCB 6 LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

<Core Design>

wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **Block Diagram**

Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 2 of 62

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing page 15

LANE2	EXP
LANE4	WLAN
LANE6	LAN

USB Table page 18

Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE

091019-1

Processor Strapping

Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

090901-1


SMBUS Control Table

	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	M93
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SML1CLK SML1DATA	Calpella	X	X	X	X	X	V	V
PCH_SMB_DATA PCH_SMB_CLK	Calpella	X	V	V	V	V	X	X

<Core Design>




		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Notes List			
Size A3	Document Number	S-Class Intel	
Date: Wednesday, October 28, 2009	Sheet 3	of	62
			Rev SD

CPU(1/7)




CPU(2/7)


Processor Compensation Signals




DDR3 Compensation Signals



closed to XDP



Place those AFTP at bottom side.




wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title: **CPU (2/7)-HOST**

Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet 5 of 62



CPU(3/7)



AUBURNDALE

AUBURNDALE

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY - B

AUBURUNF

AUBURUNF


<Core Design>

wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **CPU (3/7)-MEM INTERFACE**

Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 6 of 62



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail values are Auburndale VTT=1.05V
Clarkfield VTT=1.1V

<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **CPU (4/7)-POWER**

Size: Custom Document Number: **S-Class Intel** Rev: **SD**


Date: Wednesday, October 28, 2009 Sheet 7 of 62

CPU(5/7)




Please note that the VTT Rail values are
 Auburndale VTT=1.05V
 Clarksville VTT=1.1V

CPU(6/7)



All NCTF pins should be Test Points and should be routed as trace.




- VSS_NCTF#AR34
- VSS_NCTF#B34
- VSS_NCTF#B2
- VSS_NCTF#B1
- VSS_NCTF#A35
- VSS_NCTF#AT1
- RSVD_NCTF#AT33
- RSVD_NCTF#AT34
- RSVD_NCTF#AP35
- RSVD_NCTF#AR35
- RSVD_NCTF#AT3
- RSVD_NCTF#AR1
- RSVD_NCTF#AP1
- RSVD_NCTF#AT2
- RSVD_NCTF#C1
- RSVD_NCTF#C35
- RSVD_NCTF#B35
- RSVD_NCTF#A34
- RSVD_NCTF#A33
- B1
- A35
- AT1
- AT35
- AT33
- AT34
- AP35
- AR35
- AT3
- AR1
- AP1
- AT2
- C1
- A3
- C35
- B35
- A34
- A33
- TP8
- TP14
- TP12
- TPAD14-GP
- TPAD14-GP
- TPAD14-GP
- TP_MCP_VSS_NCTF7
- TP_MCP_VSS_NCTF1
- TP_MCP_VSS_NCTF2
- TP_MCP_VSS_NCTF6


090901-1

CPU(7/7)


SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



PCI-Express Configuration Select	
CFG0	1: Single PEG 0: Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1: Normal Operation 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...




CFG4 - Display Port Presence	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

0829 SA



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.




AUBURNDALE


RESERVED

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.


4 WIRE PWM Fan Control circuit



T8 H/W Shutdown Control circuit



Thermal IC Control circuit



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **G787S11U-GP THERMAL**

Size A3 Document Number **S-Class Intel** Rev SD

Date: Wednesday, October 28, 2009 Sheet 11 of 62

DIMM2



Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30

 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32

<Core Design>

wistron

Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

File: **DDR3 Socket DM1**

Size	Document Number	Rev
Custom	S-Class Intel	SD


Date: Wednesday, October 28, 2009 Sheet 12 of 62

H = 9.2mm
 DDR3-204P-50-GP
62.10017.11






PCH(1/9)

integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs



- 41 HDA_BITCLK_CODEDC
- 41 HDA_SYNC_CODEDC
- 41 HDA_RST#_CODEC
- 41 HDA_SDOOUT_CODEDC
- 47 HDA_BITCLK_MDC
- 47 HDA_SYNC_MDC
- 47 HDA_RST#_MDC
- 47 HDA_SDOOUT_MDC




PCH(2/9)




PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.
 PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).

CLKOUTFLEX3/GPIO67:
 Configurable as a programmable output clock 48MHz output to SIO.



Layout Note:
Place these near PCH.




System Power Management

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title <h3>PCH (3/9)-DMI/SYS PWR</h3>	
Size A3	Document Number <h3>S-Class Intel</h3>	Date Wednesday, October 28, 2009	Sheet 16 of 62
		Rev SD	

PCH(4/9)



<Core Design>






Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH (4/9)-LVDS/CRT**





Size A3	Document Number	Rev
	S-Class Intel	SD

Date: Wednesday, October 28, 2009 Sheet 17 of 62

PCH(5/9)



PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC (Default)
0	1	Reserved
1	0	PCI
1	1	SPI








- H40 AD0
- N34 AD1
- C44 AD2
- A38 AD3
- C36 AD4
- J34 AD5
- A40 AD6
- D45 AD7
- E36 AD8
- H48 AD9
- E40 AD10
- C40 AD11
- M48 AD12
- M45 AD13
- F53 AD14
- M40 AD15
- M43 AD16
- J36 AD17
- K48 AD18
- F40 AD19
- C42 AD20
- K46 AD21
- M51 AD22
- J52 AD23
- K51 AD24
- L34 AD25
- AD26
- AD27
- J40 AD28
- G46 AD29
- F44 AD30
- M47 AD31
- H36

- J50 C/BE#
- G42 C/BE1#
- H47 C/BE2#
- G34 C/BE3#



- INT_PIRQ# G38
- PIROB# H51
- PIROC# B51
- PIROD# A44
- PCI_REQ0# F51
- PCI_REQ1# A46
- PCI_REQ2# B45
- PCI_REQ3# M53
- PCI_GNT0# F48
- PCI_GNT1# K45
- PCI_GNT2# F36
- PCI_GNT3# H53
- INT_PIOE# B41
- INT_PIROF# K51
- INT_PIROB# A36
- ACCEL_INT# A48

- K6 PCIRST#
- SERR# E44
- PERR# E50
- PCI_IRDY# A42
- PAR H44
- DEVSEL# F46
- FRAME# C46
- PCI_PLOCK# D49
- STOP# D41
- TRDY# C48
- ICH_PME# M7
- PME# D5
- PLTRST# D5
- CLKOUT_PC10 N52
- CLKOUT_PC11 P53
- CLKOUT_PC12 R54
- CLKOUT_PC13 P51
- CLKOUT_PC14 P48

- NV_CE#0 AY9
- NV_CE#1 BD1
- NV_CE#2 AE19
- NV_CE#3 PD8
- NV_DQS0 AV9
- NV_DQS1 BG8
- NV_DQ0/NV_IQ0 AP7
- NV_DQ1/NV_IQ1 AP6
- NV_DQ2/NV_IQ2 AT6
- NV_DQ3/NV_IQ3 AT9
- NV_DQ4/NV_IQ4 AV6
- NV_DQ5/NV_IQ5 AV6
- NV_DQ6/NV_IQ6 BB3
- NV_DQ7/NV_IQ7 BA4
- NV_DQ8/NV_IQ8 BE4
- NV_DQ9/NV_IQ9 BB6
- NV_DQ10/NV_IQ10 BB6
- NV_DQ11/NV_IQ11 BB7
- NV_DQ12/NV_IQ12 BC8
- NV_DQ13/NV_IQ13 BJ8
- NV_DQ14/NV_IQ14 BJ6
- NV_DQ15/NV_IQ15 BG8
- NV_ALE BD3
- NV_CLE AV6
- NV_RCOMP AU2
- NV_RB# AV7
- NV_WR#_RE# AV8
- NV_WR#_1_RE# AV5
- NV_WE#_CK0 AV11
- NV_WE#_CK1 BF5



Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE




wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH (5/9)-PCI/USB**
Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet 18 of 62

Low = A16 swap
override/Top-Block
Swap override enabled
High = Default




<Core Design>

wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH (6/9)-GPIO**

Size A3 Document Number: **S-Class Intel** Rev SD

Date: Wednesday, October 28, 2009 Sheet 19 of 62




<Core Design>

wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH (7/9)-PWR 1**

Size: A3	Document Number: S-Class Intel	Rev: SD
Date: Wednesday, October 28, 2009	Sheet: 20	of 62

PCH(8/9)



PCH VCC 1.1 23	1	8
PCH VCC 1.1 21	2	7
PCH VCC 1.1 22	3	6
PCH VCC 1.1 21	4	5



SRN0J-7-GP

WISTRON Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH (8/9)-PWR 2**

Size A3	Document Number	Rev SD
Date: Wednesday, October 28, 2009	S-CLASS Intel	Sheet 21 of 62


PCH(9/9)




<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title PCH (9/9)-VSS			
Size A3	Document Number	Rev	
S-Class Intel		SD	
Date: Wednesday, October 28, 2009	Sheet	22	of 62


CLOCK GENERATOR




FSB Frequency Select





Clock Gen. Eable



Clock Gen. Crystal



M93 GPU(1/5)



wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **VGA-PCIE/LVDS(1/5)**

Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 24 of 62

M93 GPU(2/5)

CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

0 = DON'T INSTALL RES
1 = INSTALL 10K RES
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M93-S3
TX_PWRS_ENB	GPIO0	POE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_GEN2_EN_A	GPIO2	POE GEN2 ENABLED	X
RSVD	GPIO6	VGA ENABLED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	VGA ENABLED	0
BIOS_ROM_EN	SPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROM_ID_CFG(2:0)	GPIO(13:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD	GENERICC	AUD[1] AUD[0]	0
AUD[1]	HSYNC	No audio function	0
AUD[0]	VS2VNC	1 Audio for DisplayPort and HDMI if duple is detected	0
		1 Audio for DisplayPort only	0
		11 Audio for both DisplayPort and HDMI	XX











Aperture Config	M9383 S2M	Strapping Resistor	64MB VRAM	128MB VRAM	256MB VRAM
CONFIG0	GPIO_11	R243	0	0	1
CONFIG1	GPIO_12	R246	1	0	0
CONFIG2	GPIO_13	R250	0	0	0

VRID	3 2 1 0	Vendor	Type	Vendor P/N
0000		Hynix Orion-die	64*16-800MHZ	H5TQ1G63BFR-12C
0001		Samsung E-die	64*16-800MHZ	K4W1G1646E-HC12




M93 LP: VDDC=0.9/1.1V


SPIO20_VID1	SPIO15_VID0	VDDC
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V




HDMI




CRT




CRT
















CRT






HDMI



CRT




DO NOT INSTALL for M93-S3 Only for PARK-S3



Optional RC network to fine tune PWR SEQ.

M93 GPU(3/5)




wlstron Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsiehshih, Taipei

VGA-POWER/GND(3/5)
 S-Class Intel

Date: Wednesday, October 28, 2009 Sheet 26 of 62

M93 GPU(4/5)



NOTE1

NOTE3

NOTE:1: DPx_VDD18 and DPx_PVDD Rails can be join together and remove Decoupling Capacitors and BEAD for DPx_PVDD if signal integrity for DP lanes are OK.


NOTE:2: DPA_VDD10 / DPB_VDD10 and DPE_VDD10 / DPF_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK. We also need to Change BEAD to minimum 400mA rating.

NOTE:3: DPx_VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove DecouplingCapacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need at least 500mA Bead to supportjoin rails.

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title VGA-POWER/GND(4/5)	
Size A3	Document Number S-Class Intel	Rev SD	Date: Wednesday, October 28, 2009
Sheet 27 of 62		Date: Wednesday, October 28, 2009	

GPU(5/5)



DIVIDER RESISTORS	DDR2	DDR3/GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei





Title: **VGA-MEMORY/STRAPS(5/5)**

Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet 28 of 62

VRAM DDR3 (1/2)

256MB/512MB DDR3



Wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

VGA-MEMORY/STRAPS(2/4)

Title: **VGA-MEMORY/STRAPS(2/4)**
Size: A3 Document Number: **S-Class Intel**
Date: Wednesday, October 28, 2009 Sheet: 29 of 62

VRAM DDR3 (2/2)




256MB/512MB DDR3

28.29 MDA[0..63] <<> MDA[0..63]

28.29 DQMA#[0..7] <<< DQMA#[0..7]

28.29 QSA#[0..7] <<<< QSA#[0..7]

28.29 QSA[0..7] <<> QSA[0..7]



<Core Design>


wistron Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title: **VGA-MEMORY/STRAPS(4/4)**


Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 30 of 62

CRT I/F & CONNECTOR




46.54 PM_PWROK >>>
 SCD1U16V2ZY-2GP




1st: 20.20847.015
 2nd:

DDC&HSYNC&VSYNC



ESD



<Core Design>


Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title: **CRT Connector**

Size: A3 | Document Number: **S-Class Intel** | Rev: SD


Date: Wednesday, October 28, 2009 | Sheet: 31 of 62

M93




PCH Level Shift


PC1	PC0	(dB)
0	0	8
0	1	4
1	0	12
1	1	0



DIS HPD




UMA HPD




HDMI CONNECTOR

33



HDMI DDC



<Core Design>

wistron Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei


Title **HDMI CONN.**

Size A3 Document Number **S-Class Intel** Rev SD


Date: Wednesday, October 28, 2009 Sheet 33 of 62

SATA LED FOR HDD

090630-1




Fingerprint




<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title SATA&CAP LED&GOLDEN FINGER	
Size A3	Document Number	S-Class Intel	
Date: Wednesday, October 28, 2009	Sheet	34	of 62


SATA HD Connector



ODD Connector



EXPRESS CARD Connector



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **HDD / CDROM / NEW CARD**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 35 of 62

LAN CHIP






Core Design

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **LAN REALTEK RTL8151DH**

Size A3 Document Number: **S-Class Intel** Rev SD

Date: Wednesday, October 28, 2009 Sheet 36 of 62



IF NOT OVER CLOCKING, LED_ACT# WILL ACT HIGH Check LAN chip for LED_ACT# function on RJ45 connector pin define.

<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **Magnetic & RJ45**


Size A3 Document Number: **S-Class Intel** Rev SD

Date: Wednesday, October 28, 2009 Sheet 37 of 62




Card Reader USB Interface RTS5138-GR-GP



EMI Reserve Cap






4 IN1 CARD-READER (SD/SD IO/MMC/MMC4.0/MS/MS PRO/XD)





Mini-Card--WLAN

Half minicard



ACCELEROMETER



<Core Design>

wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei



Title: **Mini-Card/Accelerometer**

Size A3 Document Number: **S-Class Intel** Rev SD

Date: Wednesday, October 28, 2009 Sheet 39 of 62


Mini-Card--WWAN

Full minicard




SIM Card Slot


40



WIRELESS LED Control





AUDIO CODEC(92HD80)




Port Arrangement


Port A---> Ext Mic
 Port B---> HP
 Port C---> Int Mic
 Port D---> SPKR
 Port E---> FREE
 Port F---> FREE




SENSE Detect




Digital GND & AUD_AGND



PC BEEP




Internal Digital MIC



DMIC_PWR	1	AFTP4	AFTE14P-GP
DMIC_DATA_R	1	AFTP2	AFTE14P-GP
DMIC_CLK_R	1	AFTP3	AFTE14P-GP
GND	1	AFTP5	AFTE14P-GP

Pre-AMP. for External MIC



Note : C963 & C964 need close Audio codec IC


<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title: **AUDIO Pre-AMP / CONN**

Size A3	Document Number	Rev SD
Date: Wednesday, October 28, 2009	Sheet 42 of 62	


Jack Detect




MIC IN




RF Reserver Cap




HeadPhone OUT




Speaker Connector




Audio Board Connector





Left Side USB + ESATA Port



Right Side USB x 2



BT CONN.




<Core Design>

wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **USB / BT Connector**

Size A3 Document Number: **S-Class Intel** Rev SD


Date: Wednesday, October 28, 2009 Sheet 44 of 62



ID	R510	R509	R506	R504
DB1	X			
DB2	X		X	
DBx	X			X
S11		X		
S12		X	X	
S1x		X		X
PV			X	
N/A				
N/A				X
N/A				
N/A				
MV				

Layout Notes:
 Make sure that the stubs to the test points (KBC_PWR_ON, 1098_XTAL1) in the layout are as short as possible on the high speed signals.

System Board ID Detect







Wistron Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

KBC 1098



S-Class Intel

File: _____
 Size: A3 Document Number: _____
 Date: Wednesday, October 28, 2009 Sheet 46 of 62



+3VALW to +3VS Transfer




+5VALW to +5VS Transfer



Discharge circuit-1







<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title: POK CKT	
Size: A3	Document Number:	Rev: SD	
Date: Wednesday, October 28, 2009		Sheet: 49	of: 62


Power Block Diagram





Adaptor in to generate DCBATOUT



BATTERY CONNECTOR







Iomax: 5A
OCP >= 9A

68.3R31B.10D
I_{dc}: 6A, Isat: 13.5A
R_{dc}: 17.6 ~ 25 mOhm

84.08884.A37
I_d: 9A Q_g: 5 ~ 7nC
R_{ds(on)}: 22 ~ 30 mOhm
2nd: 84.00406.037

68.3R31B.10D
I_{dc}: 6A, Isat: 13.5A
R_{dc}: 17.6 ~ 25 mOhm

Iomax: 6A
OCP >= 10.8A

77.92271.021
220uF 6.3V
ESR: 15mohm
ripple current: 3100 mA

	TPPS51125	TPPS51123
Q49 Q26	Install	Non-Install
R694	Install	Install
R669	Non-Install	Install
R710	Non-Install	Install
R716	820K	100K
R693	Non-Install	Non-Install
R709	Install	Install
R687	Non-Install	Non-Install

	RT8205A	RT8223
Q40 Q41	Install	Non-Install
R694	Non-Install	Non-Install
R669	Non-Install	Install
R710	Install	Install
R716	Non-Install	Non-Install
R693	Install	Install
R709	Install	Install
R687	Non-Install	Non-Install

	GND	VREF	VREG3	VREG5
SKIPSEL	PWM mode	SKIP mode	Ultrasonic Mode (Freq > 20KHz)	Ultrasonic Mode (Freq > 20KHz)
TONSEL	Ch1: 200KHz Ch2: 250KHz	Ch1: 300KHz Ch2: 375KHz	Ch1: 400KHz Ch2: 500KHz	Ch1: 400KHz Ch2: 500KHz


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

RT8205AGQW +5VALW/+3VALW

Size: Custom Document Number: S-Class Intel

Date: Wednesday, October 28, 2009 Sheet 53 of 62

Iomax = 40A
OCP<65A



68.R3610.20K
0.36UH, DCR=0.76+/-5%
Idc=28A, Isat=60A

79.47719.2CL
Panasonic 470uF / 2V
ESR=4.5mohm / Irripple=3.8A

Wistron logo and company information: Wistron Incorporated, 21F, 88, Hsin Tai Wu Rd, Hsinchu, Taipei.




Document title: ADP3212MNR2G CPU CORE

Revision table:

Rev	Rev	Rev
A2	Document Number	3D
A2	Document Number	3D
A2	Document Number	3D

Date: Wednesday, October 20, 2009

1D1V Iomax: 2.5A
1D0V Iomax: 2A



<Core Design>


wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **APL5930 +1.8VS_VGA /+1.8VS_NB /+1D1V_REG**


Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 57 of 62


RT8209B for +1D05VS



RT8209B for +1D05VS_VTT



RT8208A for +VGA_CORE



84.08884.A37
 Id: 7.2A
 Qg: 5 ~ 7nC
 Rds(on): 22 ~ 30 mOhm

84.07692.A37
 Id: 12A Qg: 7.6~10.6nC
 Rds(on): 9.5 ~ 13 mOhm

M93 LP: VDDC=0.9/1.1V

G1	G0	VDDC
0	0	0.9V
0	1	0.95V
1	0	1.05V
1	1	1.1V

+VCC_GFX_CORE = (1 + Rt / Rb) X 0.75

+VCC_GFX_CORE	RTop	RBot	GPIO15_VID0_R	GPIO20_VID1_R	ideal voltage	actual voltage
0.9v	10k	R1 49.9k	LOW	LOW	0.9003	
0.95v	10k	R1 R2 49.9k // 49.9k	LOW	HIGH	0.9493	
1.05v	10k	R1 R3 49.9k // 150k	HIGH	LOW	1.0506	
1.1v	10k	R1 R2 R3 49.9k // 49.9k // 150k	HIGH	HIGH	1.0997	

20090618 Power

Iomax: 10A
 OCP > 18A





<Core Design>

wlstron Wlstron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

File: **RT8208AGQW +VGA_CORE**



Size: Custom Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 59 of 62





When AC_ADP_PRES=0 --> 1
 $V_{in} = \frac{V_{in} \cdot (R162 // R151)}{(R162 // R151) + R148} + 51125_VREF$
 $V_{in} = 17.6145V$

When AC_ADP_PRES=1 --> 0
 $V_{in} = \frac{(+3VL - 51125_VREF) / R148 + ((+3VL - 51125_VREF) / (R151 + R153)) - 51125_VREF / R162}{1}$
 $V_{in} = 17.212554V$




When ADP_PRES=0 --> 1
 $P2 = \frac{R169 // R159}{(R169 // R159) + R174} \cdot 51125_VREF$
 $P2 = 13.325V$

When ADP_PRES=1 --> 0
 $P2 = \frac{((+3VL - 51125_VREF) / R169) + ((+3VL - 51125_VREF) / (R175 + R159)) - 51125_VREF / R162}{1}$
 $P2 = 10.894V$



<Core Design>

HOLE



- Note:**
- HOLE 1, 10, 13, 14 : ZZ.00PAD.N11
 - HOLE 6, 11, 12 : ZZ.00PAD.D01
 - HOLE 19, 20 : 34.4DP14.001
 - HOLE 17, 25 : ZZ.00PAD.D11
 - HOLE 2 : 34.4GK01.001
 - HOLE 3, 4, 5 : 34.4GK01.001
 - HOLE 21, 22 : 34.4GK02.001

WISTRON Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

HOLE
S-Class Intel

Title: _____
 Size: A3 Document Number: _____
 Date: Wednesday, October 28, 2009 Sheet: 61 of 62

Rev: _____
 SD: _____