

# 2012 S-Series Richie 13.3" UMA/DIS Muxless Schematic

Intel Chief River Platform  
Ivy Bridge (rPGA989)  
Panther Point PCH

REV:-1  
2012-03-15

*DY:No stuff*  
*DIS\_PX:Only DIS install*

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Cover Page</b>			
Size A4	Document Number <b>2012 S-Series Richie 13.3</b>		Rev <b>-1</b>
Date: Wednesday, March 14, 2012		Sheet 1	of 103



Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature).
INIT3_3V#	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Connect".
INTVRMEN	Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT{3:0}# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
DF_TV5	This signal is a strap for selecting DMI and FDI termination voltage. For Ivy Bridge processor only implementation DF_TV5 needs to be pulled up to VccDFTERM power rail through 2.2 kOhms ±5% resistor. For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms ±5% series resistor. The PROC_SELECT signal would need a 2.2 kOhms ±5% pull-up resistor to PCH VccDFTERM.
SATA1GP/ GPIO19	This signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.
SATA2GP/ GPIO36	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
HDA_DOCK_EN# /GPIO33	High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel? HD Audio dock signals to the corresponding Cougar Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of RSMRST# will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.
HDA_SYNC	This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform.
GPIO15	TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPIO functionality
L_DDC_DATA	LVDS Detected. When '1'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SDVO_CTRLDATA	Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPC_CTRLDATA	Port C Detected. When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts
DDPD_CTRLDATA	Port D Detected. When '1'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
GPIO28	The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail. Note: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.
GPIO29/ SLP_LAN#	GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft trap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPI).

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1K ohm resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2] CFG2 is for the 16x	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed	1
CFG[4]	Display Port Presence strap	1:Disabled - No Physical Display Port attached to Embedded DisplayPort 0:Enabled - An external Display Port device is connected to the Embedded Display Port Pull down to GND through a 1KΩ ± 5% resistor to enable port	1
CFG[6:5]	PCIe Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	11
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCC3A 0D75V_S0 VCC_CORE VCC_GFXCORE VGA_CORE 1D8V_VGA_S0 3D3V_VGA_S0 1D5V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
1D5V_S3 DDR_VREF_S3	5V 1.5V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	9V-14.1V 9V-19.5V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

### PCIe Routing

LANE1	X
LANE2	X
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	LAN
LANE7	X
LANE8	X

### USB 2.0 Table USB3.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

USB	
Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

### SATA Table

SATA	
Pair	Device
0	HDD
1	ODD
2	N/A
3	N/A
4	N/A
5	N/A

### SMBus ADDRESSES

I <sup>2</sup> C / SMBus Addresses	Ref Des	Chief River CRV
Device		Address Hex Bus
DIMM1		PCH_SMB_CLK/PCH_SMB_DATA
DIMM2		PCH_SMB_CLK/PCH_SMB_DATA
Touch-Pad		PCH_SMB_CLK/PCH_SMB_DATA
N/A		PCH_SMB0_CLK/PCH_SMB0_DATA
KBC		PCH_SMB1CLK/PCH_SMB1DATA
G781_Thermal IC	1001100	PCH_SMB1CLK/PCH_SMB1DATA
GPU_Thermal PRO	0X41	PCH_SMB1CLK/PCH_SMB1DATA
G-Sensor	0X52	PCH_SMB1CLK/PCH_SMB1DATA


<Core Design>



Table of Content			
Size	Document Number	Rev	
Custom	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	3 of 103

# CPU(1/7)

## IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)



Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.

NOTE: EDP\_HPDI  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.  
If HPDI on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.  
This signal can be left as not connect if entire eDP interface is disabled.

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_ICOMPI keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

62.10040.821  
1st = 62.10055.551  
2nd = 62.10055.321  
3rd = 62.10055.731

BOM Note: 1st/2nd/3rd Add in BOM

<Core Design>

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU(1/7): DMI/PEG/FDI**

Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1

Date: Wednesday, March 14, 2012 Sheet 4 of 103


# CPU(2/7)

## IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



# CPU(3/7)

## IVY BRIDGE PROCESSOR (DDR3)



<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 86, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

<b>CPU(3/7) : DDR3</b>	
Size	Document Number
Custom	<b>2012 S-Series Richie 13.3</b>
Date:	Rev
Wednesday, March 14, 2012	-1
Sheet 6	of 103


# CPU(4/7)

## IVY BRIDGE PROCESSOR (POWER)


### PROCESSOR CORE POWER

Place Bottom


Place Top



### POWER



### IVY-BRIDGE






### PEG AND DDR

### SVID

### SENSE LINES

### PROCESSOR UNCORE POWER



8.5A

1D05V\_S0

Route these three net together

reserve PAD for ESD

PUT CLOSE CPU

PUT CLOSE CPU

Differential Sense feedback






<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 86, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


<b>Title</b>		
<b>CPU(4/7) : PWR</b>		
Size	Document Number	Rev
Custom	<b>2012 S-Series Richie 13.3</b>	-1
Date:	Wednesday, March 14, 2012	Sheet 7 of 103

# CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)


33A



M3 - Processor Generated SO-DIMM VREF\_DQ




CAD Note: +V\_SM\_VrEF should have 10 mil trace width



H_VCCP_SEL	Voltage
1	1.05V
0	1.0V

## S3 Power Reduction Circuit Processor VREF\_DQ Implementation



<Core Design>

**緯創資通 Wistron Corporation**

21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU(5/7) : GFX/PWR**


Size	Document Number	Rev
Custom	<b>2012 S-Series Richie 13.3</b>	-1

Date: Wednesday, March 14, 2012 Sheet 8 of 103



# CPU(6/7)

## IVY BRIDGE PROCESSOR (GND)





<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>CPU(6/7) : GND</b>		
Size	Document Number				Rev
A3	<b>2012 S-Series Richie 13.3</b>			<b>-1</b>	
Date:	Wednesday, March 14, 2012	Sheet	9	of	103


# CPU(7/7)

## IVY BRIDGE PROCESSOR (RESERVED)



Display Port Presence Strap	
CFG4	0: Enable eDP 1: (Default) Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

(Blanking)

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CPU XDP</b>			
Size	Document Number	Rev	
A3	<b>2012 S-Series Richie 13.3</b>	-1	
Date:	Wednesday, March 14, 2012	Sheet	11 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RESERVED**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**

Rev  
-1

Date: Wednesday, March 14, 2012

Sheet 12 of 103

(Blanking)

<Core Design>

<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>RESERVED</b>					
Size	Document Number				Rev
A3	<b>2012 S-Series Richie 13.3</b>				-1
Date:	Wednesday, March 14, 2012			Sheet	13 of 103

# DIMM1

— M\_A\_DQS#[7:0] 6  
— M\_A\_DQS#[7:0] 6  
— M\_A\_A[15:0] 6

DIMM1		DIMM1	
M_A A0	98	A0	NP1
M_A A1	97	A1	NP2
M_A A2	96	A2	
M_A A3	95	A3	RAS#
M_A A4	94	A4	WE#
M_A A5	93	A5	CAS#
M_A A6	90	A6	
M_A A7	86	A7	CS0#
M_A A8	89	A8	CS1#
M_A A9	85	A9	
M_A A10	107	A10/AP	CKE0
M_A A11	84	A11	CKE1
M_A A12	83	A12	
M_A A13	119	A13	CK0
M_A A14	80	A14	CK0#
M_A A15	79	A15	CK1
M_A A16/BA2	79	A16/BA2	CK1#
M_A BS2	109	BA0	DM0
M_A BS0	108	BA1	DM1
M_A BS1			DM2
M_A DQ[63:0]			DM3
			DM4
			DM5
			DM6
			DM7
			DM8
			DM9
			DM10
			DM11
			DM12
			DM13
			DM14
			DM15
			DM16
			DM17
			DM18
			DM19
			DM20
			DM21
			DM22
			DM23
			DM24
			DM25
			DM26
			DM27
			DM28
			DM29
			DM30
			DM31
			DM32
			DM33
			DM34
			DM35
			DM36
			DM37
			DM38
			DM39
			DM40
			DM41
			DM42
			DM43
			DM44
			DM45
			DM46
			DM47
			DM48
			DM49
			DM50
			DM51
			DM52
			DM53
			DM54
			DM55
			DM56
			DM57
			DM58
			DM59
			DM60
			DM61
			DM62
			DM63
			DM64
			DM65
			DM66
			DM67
			DM68
			DM69
			DM70
			DM71
			DM72
			DM73
			DM74
			DM75
			DM76
			DM77
			DM78
			DM79
			DM80
			DM81
			DM82
			DM83
			DM84
			DM85
			DM86
			DM87
			DM88
			DM89
			DM90
			DM91
			DM92
			DM93
			DM94
			DM95
			DM96
			DM97
			DM98
			DM99
			DM100
			DM101
			DM102
			DM103
			DM104
			DM105
			DM106
			DM107
			DM108
			DM109
			DM110
			DM111
			DM112
			DM113
			DM114
			DM115
			DM116
			DM117
			DM118
			DM119
			DM120
			DM121
			DM122
			DM123
			DM124
			DM125
			DM126
			DM127
			DM128
			DM129
			DM130
			DM131
			DM132
			DM133
			DM134
			DM135
			DM136
			DM137
			DM138
			DM139
			DM140
			DM141
			DM142
			DM143
			DM144
			DM145
			DM146
			DM147
			DM148
			DM149
			DM150
			DM151
			DM152
			DM153
			DM154
			DM155
			DM156
			DM157
			DM158
			DM159
			DM160
			DM161
			DM162
			DM163
			DM164
			DM165
			DM166
			DM167
			DM168
			DM169
			DM170
			DM171
			DM172
			DM173
			DM174
			DM175
			DM176
			DM177
			DM178
			DM179
			DM180
			DM181
			DM182
			DM183
			DM184
			DM185
			DM186
			DM187
			DM188
			DM189
			DM190
			DM191
			DM192
			DM193
			DM194
			DM195
			DM196
			DM197
			DM198
			DM199
			DM200
			DM201
			DM202
			DM203
			DM204
			DM205
			DM206
			DM207
			DM208
			DM209
			DM210
			DM211
			DM212
			DM213
			DM214
			DM215
			DM216
			DM217
			DM218
			DM219
			DM220
			DM221
			DM222
			DM223
			DM224
			DM225
			DM226
			DM227
			DM228
			DM229
			DM230
			DM231
			DM232
			DM233
			DM234
			DM235
			DM236
			DM237
			DM238
			DM239
			DM240
			DM241
			DM242
			DM243
			DM244
			DM245
			DM246
			DM247
			DM248
			DM249
			DM250
			DM251
			DM252
			DM253
			DM254
			DM255
			DM256
			DM257
			DM258
			DM259
			DM260
			DM261
			DM262
			DM263
			DM264
			DM265
			DM266
			DM267
			DM268
			DM269
			DM270
			DM271
			DM272
			DM273
			DM274
			DM275
			DM276
			DM277
			DM278
			DM279
			DM280
			DM281
			DM282
			DM283
			DM284
			DM285
			DM286
			DM287
			DM288
			DM289
			DM290
			DM291
			DM292
			DM293
			DM294
			DM295
			DM296
			DM297
			DM298
			DM299
			DM300
			DM301
			DM302
			DM303
			DM304
			DM305
			DM306
			DM307
			DM308
			DM309
			DM310
			DM311
			DM312
			DM313
			DM314
			DM315
			DM316
			DM317
			DM318
			DM319
			DM320
			DM321
			DM322
			DM323
			DM324
			DM325
			DM326
			DM327
			DM328
			DM329
			DM330
			DM331
			DM332
			DM333
			DM334
			DM335
			DM336
			DM337
			DM338
			DM339
			DM340
			DM341
			DM342
			DM343
			DM344
			DM345
			DM346
			DM347
			DM348
			DM349
			DM350
			DM351
			DM352
			DM353
			DM354
			DM355
			DM356
			DM357
			DM358
			DM359
			DM360
			DM361
			DM362
			DM363
			DM364
			DM365
			DM366
			DM367
			DM368
			DM369
			DM370
			DM371
			DM372
			DM373
			DM374
			DM375
			DM376
			DM377
			DM378
			DM379
			DM380
			DM381
			DM382
			DM383
			DM384
			DM385
			DM386
			DM387
			DM388
			DM389
			DM390
			DM391
			DM392
			DM393
			DM394
			DM395
			DM396
			DM397
			DM398
			DM399
			DM400
			DM401
			DM402
			DM403
			DM404
			DM405
			DM406
			DM407
			DM408
			DM409
			DM410
			DM411
			DM412
			DM413
			DM414
			DM415
			DM416
			DM417
			DM418
			DM419
			DM420
			DM421
			DM422
			DM423
			DM424
			DM425
			DM426
			DM427
			DM428
			DM429
			DM430
			DM431
			DM432
			DM433
			DM434
			DM435
			DM436
			DM437
			DM438
			DM439
			DM440
			DM441
			DM442
			DM443
			DM444
			DM445
			DM446
			DM447
</			



(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RESERVED**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**

Rev

**-1**






Date: Wednesday, March 14, 2012

Sheet 16 of 103




# PCH(1/9)

INTVRMEN- Integrated  
SUS 1.05V VRM Enable  
High - Enable internal VRs



# PCH(2/9)






**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**PCH : PCI/USB/NVRAM/RSVD**

2012 S-Series Richie 13.3

Sheet 18 of 103


# PCH(3/9)



Intel ME-EC Interaction Signal List with and without M3 support

Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespective.

AMT/ME COMPLIANCY TEST CONN.



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(3/9) : DMI/FDI/PM**

Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1

Date: Wednesday, March 14, 2012 Sheet 19 of 103





GPIO Table	
S 2012 Chief River	PCH GPIO 52
Richie U&D (13 inches)	1
Rocky U&D (14 inches)	1
Rocky U&D (15/17 inches)	0

Boot BIOS Strap		
GNT1#/GPIO51	SATA1GP#/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

# PCH(5/9)

## USB3.0 Table

USB	
Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3




## USB 3.0/2.0 Port Pairing

USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

## USB2.0 Table

USB	
Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE






**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH(5/9) : PCI/USB/NVM**

Size A3 Document Number **2012 S-Series Richie 13.3** Rev -1

Date: Wednesday, March 14, 2012 Sheet 21 of 103

# PCH(6/9)



### VRAM ID TABLE

PCH_GPIO39	PCH_GPIO38	VENDER
0	1	Samsung
1	0	Hynix
1	1	Elpida
0	0	UMA








R2225 10KR2J-3-GP Hynix\_Elipda  
 R2220 10KR2J-3-GP Samsung\_Elipda  
 R2223 10KR2J-3-GP UMA\_Samsung  
 R2224 10KR2J-3-GP UMA\_Hynix

### GDDR5/DDR3 TABLE

20110822SI

2012 Chief River	PCH GPIO 12
Richie U&D (13 inches)	0 (13") GDDR5
Rocky U&D (14 inches)	1 (14", 15", 17") DDR3
Rocky U&D (15/17 inches)	1 (14", 15", 17") DDR3

R2206 10KR2J-3-GP  
 R2218 10KR2J-3-GP



NCTF TEST PIN:  
 A4, A44, A45, A46, A5, A6, B3, B47,  
 B01, BD49, BE1, BE49, BE11, BE49,  
 B02, B048, BH3, BH47, B51, B54, B544,  
 B545, B546, B55, B56, C2, C48, D1,  
 D49, E1, E49, F1, F49

#### FDI TERMINATION VOLTAGE OVERRIDE

GPIO37 (FDI_OVRVLG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
---------------------	---

#### DMI TERMINATION VOLTAGE OVERRIDE

GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
--------	---

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH(6/9) : GPIO/NCTF/RSVD**

Size A3 Document Number: **2012 S-Series Richie 13.3** Rev -1

Date: Wednesday, March 14, 2012 Sheet 22 of 103

VCC\_PCH: 6A

# PCH(7/9)



<Core Design>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(7/9) : PWR1**

Size A3	Document Number	Rev
	<b>2012 S-Series Richie 13.3</b>	<b>-1</b>

Date: Wednesday, March 14, 2012 Sheet 23 of 103

# PCH(8/9)



<Core Design>



**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(8/9) : PWR2**

Size: A3	Document Number: 2012 S-Series Richie 13.3	Rev: -1
Date: Wednesday, March 14, 2012	Sheet 24 of 103	



# PCH(9/9)



<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(9/9) : GND**

Size: A3	Document Number: 2012 S-Series Richie 13.3	Rev: -1
Date: Wednesday, March 14, 2012	Sheet 25 of 103	

(Blanking)


<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
<b>PCH_XDP</b>		
Size	Document Number	Rev
A3	<b>2012 S-Series Richie 13.3</b>	-1
Date: Wednesday, March 14, 2012	Sheet 26	of 103




## 4 WIRE PWM Fan Control circuit



## Thermal IC Control circuit




A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L



## T8 H/W Shutdown Control circuit

Degree	Rset
95	25.5K
90	22.1K
85	18.7K



Layout: PUT U2805 Bottom side and close CPU  
PUT R2806 Close U2806


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Thermal G781 / FAN**


Size A3 Document Number  
**2012 S-Series Richie 13.3** Rev -1

Date: Wednesday, March 14, 2012 Sheet 28 of 103




### Digital GND & AUD\_AGND

Tie Analog GND and Digital GND under codec by a single point




audio ground must be connect to digital ground with an 80 mil copper bridge located directly under codec to prevent ESD latch up.

### PC BEEP




### Close to Pin13




<Core Design>

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Audio Codec 92HD87B2X5</b>	
Title	Rev
Size A3	Document Number
<b>2012 S-Series Richie 13.3</b>	
Date: Wednesday, March 14, 2012	Sheet 29 of 103



# Pre-AMP. for External MIC





# HeadPhone OUT



# Audio Board + Touch Pad Connector



# Speaker Connector




<Core Design>

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>AUDIO Connector</b>	
Title	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Sheet 31 of 103
<b>2012 S-Series Richie 13.3</b>	
Rev -1	

# CardReader JMicron JMB709

CAD Note:  
Put Close Pin10



D3E Detection Table

D3E_CPPE#	Status
H	D3E mode
L	Normal mode

CR1\_CDxN Detection Table

CR1_CDxN	Card Type
1 0	(No Card)
H H	(No Card)
H L	SD Card/MMC
L H	MemoryStick
L L	XD Card

84.2N702.J31  
2nd = 84.07002.I31  
3rd = 84.2N702.W31

<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Card Reader-JMB 709**

Size A3 Document Number **2012 S-Series Richie 13.3** Rev **-1**

Date: Wednesday, March 14, 2012 Sheet 32 of 103






Pin Name	Default Mode	SD/MMC Card	MS Card
MDIO0	SD/MMC/MS	SD1_DAT0	MS1_DAT0
MDIO1		SD1_DAT1	MS1_DAT1
MDIO2		SD1_DAT2	MS1_DAT2
MDIO3		SD1_DAT3	MS1_DAT3
MDIO4		SD1_CMD	MS1_BS
MDIO5		SD1_CLK	MS1_CLK
MDIO6		SD1_WP	
MDIO7			
MDIO8		MMC_DAT4	MS1_DAT4
MDIO9		MMC_DAT5	MS1_DAT5
MDIO10		MMC_DAT6	MS1_DAT6
MDIO11		MMC_DAT7	MS1_DAT7
CR1_LEDN		SD1_LED#	MS1_LED#
CR1_PCTLN		SD1_PCTL#	MS1_PCTL#
CR1_CD0		SD1_CD#	
CR1_CD1			MS1_CD#

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>SD/MS/MMC CONNECTOR</b>		
Size	Document Number	Rev
A3	<b>2012 S-Series Richie 13.3</b>	-1
Date:	Wednesday, March 14, 2012	Sheet 33 of 103


### USE EFuse No ASF





# LAN CHIP-RTL8151FH

### LanChip Power




+3.3V\_LAN\_S5 Rising time (10%~90%) Spec >1ms and <100ms




### Regout power plane(1D05V)




Put 4D7U L + 4D7U cap near pin36 <200mils (2nd = 78.22610.81L)



### Isolate Strap Pin



### Regout Switch




<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Lan Realtek 8151FH**


Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012		Sheet 34 of 103

White LED for connectivity and Amber LED for activity located on RJ-45 connector






68.1H115.30A  
2nd = 68.69241.30C  
3rd = 68.00069.30A

# RJ45 Connector



8,19,27,29,34,36,37,45,46,47,48,92,93 PM\_SLP\_S3# >>>

34,97 GREEN\_LED# >>>  
34,97 YELLOW\_LED# >>>



- (1) route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat, except RJ-45 moat.


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		<b>LAN RJ45</b>	
Size	Document Number	2012 S-Series Richie 13.3	Rev
A3			-1
Date:	Wednesday, March 14, 2012	Sheet	35 of 103



# POK



# ADP OCP



For Layout:  
 C3808 Close to DCIN1  
 R3801, C3809 Close to U2701

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **ADP OCP**

Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1

Date: Wednesday, March 14, 2012 Sheet 38 of 103



# BQ24736 for CHARGER




<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Charger BQ24736**

Size: A3	Document Number: <b>2012 S-Series Richie 13.3</b>	Rev: -1
Date: Wednesday, March 14, 2012	Sheet: 40	of 103





# TPS51123 for 3V5V

$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51123RGER 5V/3D3V**


Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1


Date: Saturday, March 17, 2012 Sheet: 41 of 103

I<sub>omax</sub> = 5.5A  
OCP > 9A


Close to VFB pin (pin5)

Close to VFB Pin (pin2)






DCBATOUT PWR\_VCCCORE2\_DCBATOUT



DCBATOUT PWR\_VCCCORE1\_DCBATOUT



Vcc\_core  
 Iccmax=53A  
 Itdc=36A  
 OCP>65A

- 42 PWR\_VCORE\_HG2
- 42 PWR\_VCORE\_SW2
- 42 PWR\_VCORE\_LG2

PU4303  
 FDMS7698-GP  
 84.07698.037  
 2nd = 84.06414.037


PU4304  
 FDMS0302S-GP  
 84.00302.037  
 2nd = 84.06512.037

PU4301  
 FDMS7698-GP  
 84.07698.037  
 2nd = 84.06414.037


PU4302  
 FDMS0302S-GP  
 84.00302.037  
 2nd = 84.06512.037

- 42 PWR\_VCORE\_HG1
- 42 PWR\_VCORE\_SW1
- 42 PWR\_VCORE\_LG1

PWR\_VCCCORE2\_DCBATOUT



PWR\_VCCCORE1\_DCBATOUT



SNUBBER

PL4302

IND-D24UH-1-GP

68.R2410.201

2nd = 68.R2610.101

R4302

4D7R3J-L1-GP

RF-DY

PWR\_VCORE\_SW2\_R

EC4311

SC680P50V2KX-2GP

RF-DY 42

PWR\_VCORE\_SWN2

PG4315

GAP-CLOSE-PWR

PG4316

GAP-CLOSE-PWR

PWR\_VCORE\_CSREF\_R\_2

PR4272

10R2F-L-GP

PWR\_VCORE\_CSREF

42

VCC\_CORE

SNUBBER

PL4301

IND-D24UH-1-GP

68.R2410.201

2nd = 68.R2610.101

R4301

4D7R3J-L1-GP

RF-DY

PWR\_VCORE\_SW1\_R

EC4302

SC680P50V2KX-2GP

RF-DY 42

PWR\_VCORE\_SWN1

PG4313

GAP-CLOSE-PWR

PG4314

GAP-CLOSE-PWR

PWR\_VCORE\_CSREF\_R

PR4271

10R2F-L-GP

PWR\_VCORE\_CSREF


42

VCC\_CORE

<Core Design>

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>ISL95832 IMVP7-2/3</b>		
Size	Document Number	Rev			
A3	2012 S-Series Richie 13.3	-1			
Date:	Wednesday, March 14, 2012	Sheet	43	of	103




VCC\_GFXCORE  
 Iccmax=33A  
 Itdc=21.5A  
 OCP>40A

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL95832 IMVP7-3/3**

Size A3	Document Number	Rev
	<b>2012 S-Series Richie 13.3</b>	<b>-1</b>
Date: Monday, March 19, 2012	Sheet 44 of 103	




Route Parallel

Differential Sense feedback  
Resistor need close to controller



# RT8068A for 1D8V\_S0




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
1D8V_S0		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 47 of 103

# TPS51461 for VCCSA

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V



<Core Design>






<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>ISL95870A VCCSA</b>		
Size	Document Number	Rev
A3	<b>2012 S-Series Richie 13.3</b>	-1
Date: Wednesday, March 14, 2012		
Sheet 48		of 103




# LCD Connector

CARMER PINDEFINE


No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	5V_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-



## CAMERA



## LCD POWER CIRCUIT



## LED BACKLIGHT CONVERTER POWER


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>LCD Connector</b>		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012		
Sheet 49 of 103		


# CRT Connector

CRT1  
Transmission line  
characteristic  
impedance for RGB  
signals  $Z_0 = 37.5 \text{ Ohm}$





Place these resistors as  
the closest components to  
connector CRT1


Transmission line characteristic  
impedance  $Z_0 = 50 \text{ Ohm}$



## DDC&HSYNC&VSYNC



## DDC



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.




Title: **CRT Connector**

Size A3	Document Number	Rev
		-1


Date: Wednesday, March 14, 2012 Sheet 50 of 103

# HDMI Connector



20120130PV-R



Close to PCH



Close to HDMI Connector



### Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).  
The total delay on CTRLDATA should be longer than CTRLCLK.

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Conn**

Size A3 Document Number: **2012 S-Series Richie 13.3** Rev: **-1**


Date: Wednesday, March 14, 2012 Sheet 51 of 103

(Blanking)

<Core Design>

<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserved)</b>					
Size	Document Number				Rev
A3	<b>2012 S-Series Richie 13.3</b>				-1
Date:	Wednesday, March 14, 2012		Sheet	52	of 103


## Mini-Card--WLAN (Half)




**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

<b>WLAN MINI SLOT</b>		
Title		
Size A3	Document Number	Rev
	<b>2012 S-Series Richie 13.3</b>	<b>-1</b>
Date: Wednesday, March 14, 2012	Sheet 53 of 103	

## Mini-Card--WWAN



3D3V_WWAN	1	AFTP5401	AFTE14P-GP
BT_COMBO#_W5	1	AFTP5402	AFTE14P-GP
WWAN_TP	1	AFTP5403	AFTE14P-GP
UIM_PWR	1	AFTP5404	AFTE14P-GP
UIM_DATA	1	AFTP5405	AFTE14P-GP
UIM_CLK	1	AFTP5406	AFTE14P-GP
UIM_RST	1	AFTP5407	AFTE14P-GP
UIM_VPP	1	AFTP5408	AFTE14P-GP
WIFI_RF_EN#	1	AFTP5409	AFTE14P-GP
PLT_RST#	1	AFTP5410	AFTE14P-GP
3D3V_WWAN	1	AFTP5411	AFTE14P-GP
WWAN_DET#	1	AFTP5412	AFTE14P-GP
3D3V_WWAN	1	AFTP5413	AFTE14P-GP
3D3V_WWAN	1	AFTP5414	AFTE14P-GP
WW_LED#	1	AFTP5415	AFTE14P-GP
BT_COMBO#_W51	1	AFTP5416	AFTE14P-GP
3D3V_WWAN	1	AFTP5417	AFTE14P-GP



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **WWAN MINI SLOT/SIM**

Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012		Sheet 54 of 103

2012 S-Series Richie 13.3



(Blanking)

<Core Design>



**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>2012 S-Series Richie 13.3</b>	-1
Date: Wednesday, March 14, 2012		Sheet 55 of 103

# HDD Connector



# ODD Connector



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**

Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1

Date: Wednesday, March 14, 2012 Sheet: 56 of 103



(Blanking)

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**(Reserved)**

Size A3	Document Number <b>2012 S-Series Richie 13.3</b>	Rev <b>-1</b>
------------	---	------------------

Date: Wednesday, March 14, 2012 Sheet 57 of 103

(Blanking)

<Core Design>

<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserved)</b>					
Size	Document Number				Rev
A3	<b>2012 S-Series Richie 13.3</b>				<b>-1</b>
Date:	Wednesday, March 14, 2012			Sheet	58 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**



Rev

**-1**


Date: Wednesday, March 14, 2012

Sheet 59 of 103

**SSID = Flash.ROM**





**SYSTEM SPI ROM Socket**





# Right Side USB 2.0 Connector

## Right Side USB 2.0



For RF Placement CAP Close to USB21








(Blanking)

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
<b>(Reserved)</b>		
Size	Document Number	Rev
A3	<b>2012 S-Series Richie 13.3</b>	<b>-1</b>
Date: Wednesday, March 14, 2012		Sheet 63 of 103

# Finger Printer Connector





# ACCELEROMETER



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>ACCELEROMETER</b>		
Size A3	Document Number <b>2012 S-Series Richie 13.3</b>	Rev -1
Date: Wednesday, March 14, 2012	Sheet 65 of 103	

(Blanking)

<Core Design>


<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Reserved</b>					
Size	Document Number				Rev
A3	<b>2012 S-Series Richie 13.3</b>				<b>-1</b>
Date: Wednesday, March 14, 2012			Sheet 66 of 103		

(Blanking)


<Core Design>

<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Reserved</b>					
Size	Document Number				Rev
A3	<b>2012 S-Series Richie 13.3</b>				<b>-1</b>
Date: Wednesday, March 14, 2012			Sheet	67	of 103

WLAN / WWAN POWER LED



HDD LED




<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LED Control</b>			
Size A3	Document Number	<b>2012 S-Series Richie 13.3</b>	
Date: Wednesday, March 14, 2012	Sheet 68	of	103
			Rev -1

# Keyboard Connector

<<< KS[0..7] 27.82.97  
>>> KSO[0..15] 27.97



<Core Design>

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Key Board/Touch Pad</b>	
Size A3	Document Number <b>2012 S-Series Richie 13.3</b>
Date: Wednesday, March 14, 2012	Rev -1
Sheet 69 of 103	

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**



Rev

**-1**

Date: Wednesday, March 14, 2012

Sheet 70 of 103

# 24 PIN LPC DEBUG CONN.



(Blanking)

<Core Design>

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Reserved</b>		
Size A3	Document Number <b>2012 S-Series Richie 13.3</b>	Rev <b>-1</b>
Date: Wednesday, March 14, 2012		
Sheet 72 of 103		



(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**

Rev

**-1**

Date: Wednesday, March 14, 2012

Sheet 73 of 103

(Blanking)

<Core Design>

緯創資通		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>RESERVED</b>			
Size	Document Number	Rev	
A3	<b>2012 S-Series Richie 13.3</b>	-1	
Date:	Wednesday, March 14, 2012	Sheet	74 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>(Reserved)</b>		
Size	Document Number	Rev
A3	<b>2012 S-Series Richie 13.3</b>	-1
Date: Wednesday, March 14, 2012	Sheet 75 of 103	1

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**

Rev  
-1

Date: Wednesday, March 14, 2012

Sheet 76 of 103

(Blanking)

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>TPM</b>			
Size	Document Number	Rev	
A3	<b>2012 S-Series Richie 13.3</b>	-1	
Date:	Wednesday, March 14, 2012	Sheet	77 of 103

(Blanking)

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**

Rev

**-1**

Date: Wednesday, March 14, 2012

Sheet 78 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**

Rev  
-1

Date: Wednesday, March 14, 2012

Sheet 79 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**

Rev

**-1**

Date: Wednesday, March 14, 2012

Sheet 80 of 103





(Blanking)


<Core Design>

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Reserved</b>		
Size A3	Document Number <b>2012 S-Series Richie 13.3</b>	Rev <b>-1</b>
Date: Wednesday, March 14, 2012 Sheet 81 of 103		






dGPU reset for PX/SG transitions




CONFIGURATION STRAPS			RECOMMENDED SETTINGS	
ALLOW FOR PULL-UP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET			0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERIC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSNC		X	1



GPIO_13	GPIO_12	GPIO_11	Memory Aperture Size
0	0	1	512MB/256MB memory aperture (Default)
1	1	0	reserved

JTAG SIGNAL OPTION			
Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC




<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU PCIe/STRAPPING(1/5)**



Size A3 Document Number: **2012 S-Series Richie 13.3** Rev -1

Date: Wednesday, March 14, 2012 Sheet 83 of 103




### GDDR3/GDDR5 Memory Stuff Option



	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



C	R1	R2	R3
120 pF	51 Ω	10 Ω	5 kΩ








	PX_EN	S209A_EN/DEM_VGA	PX_MODE	PX_EN#	PX_EN#	BIF_VDDC
Non-BACO	0	1	1	0	1	VGA_Core
BACO	1	0	0	1	0	1V_VGA

PX\_EN# = High, BIF\_VDDC = 1V\_VGA\_S0  
 PX\_EN## = High, BIF\_VDDC = VGA\_CORE



PX_EN	Mode	BIF_VDDC
0	Normal	VGA_Core
1	BACO	1V_VGA









(Blanking)

<Core Design>

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved) GPU-VRAM5,6 (3/4)</b>		
Size A3	Document Number <b>2012 S-Series Richie 13.3</b>	Rev <b>-1</b>
Date: Wednesday, March 14, 2012	Sheet 90	of 103

(Blanking)

<Core Design>


<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserved) GPU-VRAM7,8 (4/4)</b>					
Size	Document Number				Rev
A3	<b>2012 S-Series Richie 13.3</b>				-1
Date:	Wednesday, March 14, 2012		Sheet	91	of 103

# +VGA\_CORE

## GPU Power ID Table

Thames Pro S3 GDDR5

GPU SIDE		UP1527QDD
PWRCNTL_0	PWRCNTL_1	VGA_CORE
0	0	1V
1	0	0.9V



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VGA ISL95870**

Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1


Date: Monday, March 19, 2012 Sheet 92 of 103

### 5.3 Power-Up/Down Sequence


Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD\_CT have ramped up.
- VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

**3D3V\_VGA\_S0 > VGA\_CORE > 1V\_VGA\_S0 > 1D5V\_VGA\_S0 > 1D8V\_VGA\_S0**



### 1D5V\_VGA\_S0



(Blanking)

<Core Design>

<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Reserved</b>					
Size	Document Number				Rev
A3	<b>2012 S-Series Richie 13.3</b>				<b>-1</b>
Date: Wednesday, March 14, 2012			Sheet 94 of 103		

(Blanking)

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number
















**2012 S-Series Richie 13.3**

Rev

**-1**

Date: Wednesday, March 14, 2012

Sheet 95 of 103



<Core Design>










































**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Reserved**

Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1

Date: Wednesday, March 14, 2012 Sheet 96 of 103





<Core Design>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin-Fu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title **UNUSED PARTS/EMI Capacitors**

Size Document Number

Customer **2012 S-Series Richie 13.3**

Date: Wednesday, March 14, 2012 Sheet 97 of 103



<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### **Change History**

Size  
A3

Document Number

**2012 S-Series Richie 13.3**


Rev

**-1**

Date: **Wednesday, March 14, 2012**

Sheet **98** of **103**

# S-Series Power Sequence and Reset Signal Timing




<Core Design>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>Power Sequence</b>		
Size	Document Number	Rev
A3	<b>2012 S-Series Richie 13.3</b>	-1
Date:	Wednesday, March 14, 2012	Sheet 99 of 103


# S-Series POWER BLOCK DIAGRAM



# S-Series SMBUS BLOCK DIAGRAM



# S-Series AUDIO BLOCK DIAGRAM



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Thermal/Audio Block Diagram</b>		
Size A3	Document Number <b>2012 S-Series Richie 13.3</b>	Rev <b>-1</b>
Date Wednesday, March 14, 2012	Sheet 102	of 103

(Blanking)

<Core Design>

緯創資通		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>mSATA</b>			
Size	Document Number	Rev	
A3	<b>2012 S-Series Richie 13.3</b>	-1	
Date:	Wednesday, March 14, 2012	Sheet	103 of 103