



FM9B HANKS Intel UMA

VER : 3A

PWA:

PWB:





Channel A DQ[15,32,48,54], DM[5]
 Requires minimum 12mils spacing
 with all other signals, including data signals.


Channel B DQ[16,18,36,42,56,57,60,61,62]
 Requires minimum 12mils spacing
 with all other signals, including data signals.

QUANTA COMPUTER


Title: AUBURND 2/4

| | | |
|------------|-----------------------|---------|
| Size: FM9B | Document Number: FM9B | Rev: 3A |
|------------|-----------------------|---------|

Date: Thursday, October 01, 2009 Sheet: 4 of 65



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



| | 1 | 0 |
|--|--|--|
| CFG4 (Display Port Presence) | Disabled; No Physical Display Port attached to Embedded Display Port | Enabled; An external Display port device is connected to the Embedded Display port |
| CFG0 (PCI-Epress Configuration Select) | Single PEG | Bifurcation enabled |
| CFG3 (PCI-Epress Static Lane Reversal) | Normal Operation | Lane Numbers Reversed |





QUANTA COMPUTER

Title: AUBURND4 4

Size: Document Number FM9B Rev 3A

Date: Thursday, October 01, 2009 Sheet 6 of 65

Can be left NC is Intel CRM implementation; ESD/DG recommendation to GND





QUANTA COMPUTER

IBEX PEAK-M 2/6

Size: Document Number FM98 Rev 3A

Date: Wednesday, October 07, 2009 Sheet 7 of 65


IBEX PEAK-M (HDA, JTAG, SATA)





Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.

INTVRMEN (Internal Voltage Regulator Enable): This signal enables the internal 1.05 V regulators. This signal must be always pulled-up to VccRTC.



| Flash Descriptor Security Override | |
|------------------------------------|----------------------------------|
| GPIO33 | Low = Enabled High = Disabled |



Note: GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.



Note: Only pop when PCH is production stage & need "JTAG boundary Scan". Remember to depop XDP side Res.



SATA port 2/3 are not support in HM55. They are only in PM 55.

Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.

QUANTA COMPUTER







File: IBEX PEAK-M 1/6

Size: Document Number: M99B

Date: Thursday, October 01, 2009


Sheet: 8 of 65

Rev: 3A



BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3.3.
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.


BMBUSY#:(Intel feedback)
Follow CRB checklist, 1K is for Intel BIOS validation purpose.



VCCM3_3:
EDS(V1.0)P84: supply for the Intel Management Engine. This is a separate power plane that may or may not be powered in S3-S5 states. This plane must be on in S0 and other times the Intel Management Engine is used.

VCCM3_3:
EDS(V1.0)P84: supply for the Intel Management Engine. This is a separate power plane that may or may not be powered in S3-S5 states. This plane must be on in S0 and other times the Intel Management Engine is used.

PCH EDS(V1.0) P84
+NVRAM_VCCQ:
1.8 V supply for Dual Channel NAND interface. This power is supplied by core well. If unused, this pin should be connected to Vcc3_3.



QUANTA COMPUTER

Title: IBEX PEAK-M 5/6




Size: Document Number: FM98

Date: Wednesday, October 07, 2009

Sheet: 11 of 65

Rev: 3A

IBEX PEAK-M (GND)




QUANTA COMPUTER

Title: IBEX PEAK-M 6/6




| | | |
|------|-----------------|-----|
| Size | Document Number | Rev |
| | FM9B | 3A |

Date: Thursday, October 01, 2009 Sheet 12 of 65






Intel is requesting that customers implement all methods (M1 and M2 and M3 described below) to generate and control Reference voltage for Data/Strobe inputs (VREFDQ) on Clarksfield based platforms. for fine tuning of the VREFDQ levels to optimise the voltage and timing margins.





M1: Fixed voltage resistor divider or DDR Voltage Regulator drives the Vref
 M2: A set of Digital potentiometers and op amps are added on the motherboard (one pair for each channel). This circuit is controlled by SMBUS (SMB_CLK + SMB_DATA) on PCH.
 M3: Intel investigating future processor VREF_DQ generation to replace M1 and M2. This would require routing processor signal balls J17 and H17 to SO-DIMM connectors directly.




| | VREF_DQ | R57 | R56 | R40 |
|----|---------|-------|-----|-----|
| M1 | StuFF | X | X | X |
| M3 | X | StuFF | X | X |








+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.
IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.



| PIN 30 | CPU_0 | CPU_1 |
|---------------|--------|--------|
| 0 (default) | 133MHz | 133MHz |
| 1 (0.7V-1.5V) | 100MHz | 100MHz |

CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet (V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet (V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.


**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

| | | |
|--|----------------------------|----------------|
|  QUANTA COMPUTER | | |
| Title VGA-M92-XT (PCIe) | | |
| Size | Document Number FM9B | Rev 3A |
| Date: | Thursday, October 01, 2009 | Sheet 16 of 65 |

BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE


**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE


| | |
|--|----------------------------|
|  QUANTA COMPUTER | |
| Title | VGA-M82-XT (PCIe) |
| Size | Document Number FM8B |
| Date: | Thursday, October 01, 2009 |
| Sheet | 19 of 65 |
| Rev | 3A |



BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**



| | | |
|--|-------------------------|-----------|
|  QUANTA COMPUTER | | |
| Title VGA-M92-XT (PCIe) | | |
| Size | Document Number FM9B | Rev 3A |
| Date: Thursday, October 01, 2009 | | |
| Sheet 21 of 65 | | |

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

| | | |
|--|-------------------------|-----------|
|  QUANTA COMPUTER | | |
| Title VGA-M92-XT (PCIe) | | |
| Size FM9B | Document Number FM9B | Rev 3A |
| Date: Thursday, October 01, 2009 | Sheet 22 | of 65 |



Reserve for EMI and close to HDMI CONN







EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCLZ/SDAZ Low-level input/output Voltage
 CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default)
 CGF01:CGF00=0:1 VIL:<0.36V VOL:0.55V
 CGF01:CGF00=1:0 VIL:<0.44V VOL:0.65V
 CGF01:CGF00=1:1 VIL:<0.36V VOL:0.6V



HDMI_PWR_CTRL
 0 is Enable
 1 is Disable




Support the new imbedded diagnostics.





Address : A9H --Contrast
AAH --Backlight



Shunt capacitors on LVDS for improving WWAN.










MFIO Pin Assignment Table


| MFIO | SD8 | MS8 | XD |
|------|-----|-----|------|
| 00 | WP | BS | D7 |
| 01 | D1 | - | D6 |
| 02 | D0 | D1 | D5 |
| 03 | D7 | - | D4 |
| 04 | D6 | D5 | D3 |
| 05 | CLK | D0 | D2 |
| 06 | - | - | D1 |
| 07 | D5 | D4 | D0 |
| 08 | CMD | D2 | WP# |
| 09 | D4 | D6 | WE# |
| 10 | D3 | D3 | ALE |
| 11 | D2 | - | CLE |
| 12 | - | - | CE# |
| 13 | - | D7 | RE# |
| 14 | - | CLK | R/B# |

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

Express Card/CARD READER







ITE8502E
LQFP-128L



Place these caps close to ITE8502.

Charge and BAT
CLK, LCD and Thermal

32KHz Clock.



VGA_IDENTIFY

BID0

| CHIPSET_ID1 | BID1 | USB_BACK_EN# | FM9B(UMA) | FM9(Ds) |
|-------------|------|--------------|-----------|-----------|
| 0 | 0 | 0 | SSI (X00) | SSI (X00) |
| 0 | 0 | 1 | PT (X01) | PT (X01) |
| 0 | 1 | 0 | ST (X02) | ST (X02) |
| 0 | 1 | 1 | QT (A00) | QT (A00) |
| 1 | 0 | 0 | (A01) | (A01) |
| 1 | 0 | 1 | | |

QUANTA COMPUTER


Ultra I/O Controller ECE5028

Title: Ultra I/O Controller ECE5028


Size: Document Number FM9B Rev 3A

Date: Wednesday, October 07, 2009 Sheet 29 of 65


For EC 8Mbit (1M Byte)




RTC BATTERY



For PCH 32Mbit (4M Byte)



iTPM ENABLE/DISABLE







| TPM Function | R712 |
|--------------|-----------------|
| Enable | Mount |
| Disable | NC (Default) |



87

MiniCard WWAN connector








QUANTA COMPUTER

Title: MINI-PCI

Size: Document Number FM5B Rev 3A

Date: Thursday, October 01, 2009 Sheet 31 of 65

MiniCard WLAN connector



QUANTA COMPUTER


Title: MDC CONN.

Size: Document Number FMGB Rev 3A

Date: Friday, October 02, 2009 Sheet 32 of 65


PN is old, Because New Part can't ready before SST build.

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently





Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.


Each channel is 1A




Please put those on the same side of MB PCB


USBx2 & ESATA COMBO

USB BUS SW






E-SATA Re-driver








Place one 150uF cap by each USB connector.
 Each channel is 1A




Touch Pad



Key board illumination

+KB_LED power trace width >10 mil



QUANTA COMPUTER


Title: TOUCH PAD, BULE TOOTH & FIR

Size: Document Number FMGB Rev 3A


Date: Thursday, October 01, 2009 Sheet 36 of 65

Touch Screen Module




Note:
 1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
 2. Maximum cable resistance on VCC, GND should be 150m ohm.
 3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Need check the connector footprint and symbole.





Battery status.



Power button Cable



3VALW ON POWER LOGIC







QUANTA COMPUTER

Title: SWITCH, KEYBOARD & LED&Touch Screen Module

| | | |
|------|----------------------|--------|
| Size | Document Number FMGB | Rev 3A |
|------|----------------------|--------|



Date: Monday, October 05, 2009 Sheet 37 of 65




Place under CPU 10/20mils















- 1.Place C160 close to EMC1422
- 2.Place C518 to be close to Q51

Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C160, then C518 should be dummy









| GAIN1 | GAIN2 | GAIN |
|-------|-------|--------|
| 0 | 0 | 6dB |
| 0 | 1 | 10dB |
| 1 | 0 | 15.6dB |
| 1 | 1 | 21.6dB |



| EAPD# | NB_MUTE# | TEST_WOOFER_EN | AUD_SPK_ENABLE# | SUB_MUTE# |
|-------|----------|----------------|-----------------|---------------------|
| 0 | 0 | 0 | H | L |
| 0 | 0 | 1 | H | L |
| 0 | 1 | 0 | H | L |
| 0 | 1 | 1 | H | L |
| 1 | 0 | 0 | H | L |
| 1 | 0 | 1 | H (Disable SPK) | H (Test Woofers) |
| 1 | 1 | 0 | L (Test SPK) | L (Disable Woofers) |
| 1 | 1 | 1 | L | H |









Depop R477, R478, R484, R473
Pop R476, R480, R483, R475
for using 92HD73C
R476, R483 close to U19, Let DVDD width be 10-mils





QUANTA COMPUTER


File: Azelia CODEC
 Size: Document Number FM6B
 Date: Thursday, October 01, 2009 11:58:39 AM
 Rev: 3A







[SOLARIS
Datasheet(V1.4)P5:
Used to isolate the RTL8111D.
From the PCI-E bus RTL8111D will not drive
its PCI-E outputs(excluding LANNAKEB)
and will not sample its PCI-E input
as long as the isolate pin is asserted.
Realtek feedback:
進入3.3V, 85毫安
互Low 邏輯0, 84, 85要拉High for WOL support




LAYOUT NOTE:
CAP CLOSE TO TRANSFORMER
one cap for each pin
Reserved for EMI.






| | | |
|--|--------------------------|------------|
|  QUANTA COMPUTER | | |
| Title: Battery Selector | | |
| Size: | Document Number: FMGB | Rev: 3A |
| Date: Thursday, October 01, 2009 | | |
| Sheet 43 of 65 | | |



| | | |
|-------------------|----------------------------|----------------|
| Title | | |
| +1.8V_RUN(RT9024) | | |
| Size | Document Number | Rev |
| | FMGB | 2B |
| Date: | Thursday, October 01, 2009 | Sheet 44 of 65 |


Continuous current : 13A
Rds(on) : 18mohm

Continuous current : 13A
Rds(on) : 18mohm



Max Charging current setting 4.7A

Charger circuit
Control IC: MAX8731AETI+
H/S MOSFET: SI4800(Vishay), Qg=13nC, Rds(on)=30mohm, PD=1.3W
L/S MOSFET: SI4800(Vishay), Qg=13nC, Rds(on)=30mohm, PD=1.3W
Inductor: 5.8uH +-30% 5.5A SILL104R-5R8B(Delta), DCR=24mohm
Output Cap: 2*10u 25V(+/-10%,X6S,1206)



VDDQ and VTT discharge control


| MODE pin | Discharge mode |
|----------|------------------------|
| V5IN | No discharge |
| VDDQ | Tracking discharge |
| S4/GND | Non-tracking discharge |

VDDQ output voltage selection

| VDDQSET | VDDQ(V) | VTTREF and VTT | NOTE |
|--------------|-----------|----------------|-------------------|
| GND | 2.5V | VDDQSNS/2 | DDR |
| V5IN | 1.8V | VDDQSNS/2 | DDR2 |
| FB Resistors | Adjusting | VDDQSNS/2 | 1.5V < VVDDQ < 3V |

Outputs Management by S3, S5 control

| State | S3 | S5 | VDDQ | VTTREF | VTT |
|-------|----|----|----------------|-----------------|-----------------|
| S0 | HI | HI | On | On | On |
| S3 | LO | HI | On | On | Off (Hi-Z) |
| S4/S5 | LO | LO | On (discharge) | Off (discharge) | Off (discharge) |








+1.05V_PCH
 Fs=300K
 TDC : 4.91A
 Peak current : 7.02A
 OCP:8.5A



Frequency setting

| | | | | |
|---------------|--------|--------|--------|--------|
| pin5 resistor | 470kΩ | 200kΩ | 100kΩ | 47kΩ |
| Frequency | 300kHz | 350kHz | 390kHz | 450kHz |

+1.05V_PCH
 Control IC: TPS51218DSCR
 H/S MOSFET: FDS8884(Fairchild), Qg=7nC, Rds(on)=30mohm, PD:2.5W
 L/S MOSFET: FDS6690AS(Fairchild), Qg=13nC, Rds(on)=15mohm, PD:2.5W
 Inductor: 1.5UH +-30% 10A SIL104R-1R5B(Delta), DCR=8.1mohm
 Output Cap: 1*330U 2.5V(20%,ESR15,7343,H1.9),ripple current 2700mA



Reserve discharge path







QUANTA COMPUTER

Title: RUN / SUS POWER SW

| | | |
|------------|-----------------------|---------|
| Size: FMGB | Document Number: FMGB | Rev: 3A |
|------------|-----------------------|---------|

Date: Thursday, October 01, 2009 Sheet 52 of 65




QUANTA COMPUTER


Title: DCIN,BATT CONNECTOR

| | | |
|-------|----------------------------|----------------|
| Size | Document Number FM95 | Rev 3A |
| Date: | Thursday, October 01, 2009 | Sheet 53 of 65 |




FOR CPU use







87



For MiniCard nut use.
on 31' header



For PCH nut use.





47


71
97




| | | |
|------------------------------------|-------------------------|-----------|
| Title SCREW PAD | | |
| Size FMGB | Document Number FMGB | Rev 3A |
| Date Thursday, October 01, 2009 | Sheet 54 | of 65 |


| | | |
|--|----------------------------|----------------|
|  QUANTA COMPUTER | | |
| Title EMI CAP | | |
| Size | Document Number FMGB | Rev 3A |
| Date: | Thursday, October 01, 2009 | Sheet 55 of 65 |









FM9 Power Design Block Diagram 2009/02/25



- (1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
Bat : +VCHGR -> +PWR_SRC, +5V_ALW2, SYS_PWR_SW#
- (2) 3.3V_ALW_ON, ALW_ON
- (3) +3.3V_ALW, +5V_ALW, +15V_ALW
- (4) SUS_ON
- (5) +5V_SUS, +3.3V_SUS, +1.5V_SUS, 1.5V_DDR_PWRGD
- (6) ICH_RSMRST#
- (7) SIO_PWRBTN#
- (8) SIO_SLP_S5#, SIO_SLP_S4#, SIO_SLP_S3#
- (9) GFX_ON
- (10) +VCC_GFX_CORE, +1.1V_GFX_PCIE and PWRGD
- (11) RUN_ON_1(RUN_ON)
- (12) +0.75V_DDR_VTT
- (13) +5V_RUN, +3.3V_RUN, +3.3V_DELAY, +1.8V_RUN_GFX, +1.5V_RUN, +1.1V_VTT, +1.05V_PCH and PWRGD
- (14) IMVP_VR_ON
- (15) +VCC_CORE, IMVP_PWRGD
- (16) RESET_OUT#
- (17) ICH_PWRGD
- (18) PM_DRAM_PWRGD
- (19) CLK_CPU_BCLK(PCH to CPU)
- (20) H_PWRGOOD
- (21) PLTRST#(PCI_PLTRST#)





It is for debug. request vendor provide 200 pcs sample.

QUANTA COMPUTER

Title: SMBUS BLOCK

| | | |
|------|-----------------|-----|
| Size | Document Number | Rev |
| | FM9B | 3A |

Date: Thursday, October 01, 2009 Sheet 60 of 65