

Hadley15" Schematics Document

Haswell ULT

2013-06-28

REV : A00

DY : None Installed

UMA: UMA only installed

OPS: Optimus solution installed.

eDP: Support eDP Panel installed.

LVDS: Support LVDS Panel installed.


<Core Design>



| | | | |
|----------------|--------------------------------------|-----------------------------|-------------------|
| Title | | Cover Page | |
| Size A3 | Document Number Hadley 15" | Date: Friday, June 28, 2013 | Rev X02 |
| Sheet 1 of 101 | | | |

Hadly15 Block Diagram

Project code : 91.47L01.001
 PCB P/N : 12311-1
 Revision : A00



| | |
|---|---|
| CHARGER BQ24717 44 | |
| INPUTS | OUTPUTS |
| AD+ BT+ | DCBATOUT |
| SYSTEM DC/DC TPSS1225 45 | |
| INPUTS | OUTPUTS |
| DCBATOUT | 5V_AUX_S5 3D3V_AUX_S5 5V_CHARGER 3D3V_PWR |
| CPU DC/DC TPSS1622 46-47 | |
| INPUTS | OUTPUTS |
| DCBATOUT | VCC_CORE |
| SYSTEM DC/DC TPSS1363 48 | |
| INPUTS | OUTPUTS |
| DCBATOUT | 1D05V_S0 |
| SYSTEM DC/DC TPSS1216 49 | |
| INPUTS | OUTPUTS |
| DCBATOUT | 1D35V_S3 0D675V_S0 |
| SYSTEM DC/DC NCP81172 82 | |
| INPUTS | OUTPUTS |
| DCBATOUT | VGA_CORE |
| Switches 36, 83 | |
| INPUTS | OUTPUTS |
| 5V_S5 3D3V_S5 3D3V_S0 1D05V_S0 1D35V_S3 | 5V_S0 3D3V_S0 3D3V_VGA_S0 1D05V_VGA_S0 1D35V_VGA_S0 |
| LDO TLV70215DBVR 51 | |
| INPUTS | OUTPUTS |
| 3D3V_S5 | |

| | |
|------------------|--|
| PCB LAYER | |
| L1 : TOP | |
| L2 : GND | |
| L3 : Signal | |
| L4 : Signal | |
| L5 : VCC | |
| L6 : Signal | |
| L7 : GND | |
| L8 : Bottom | |

<Core Design>

Wistron Corporation
 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|-----------------------------|-------------------|------------|
| Title | | |
| Block Diagram | | |
| Size | Document Number | Rev |
| Custpm | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 2 of | 101 |

(Blanking)


<Core Design>






| | | |
|-----------------------------|-------------------|------------|
| Title | | |
| (Reserved) | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 3 | of 101 |

SSID = CPU

Layout Note:
Impedance control:50 ohm



Layout Note:
Design Guideline:
SM_RCOMP keep routing length less than 500 mils.



Layout Note:
Place close to DIMM


<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (THERMAL/CLOCK)**

Size: A3 Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet 4 of 101




SSID = CPU



Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12~15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil



| PHYSICAL_DEBUG_ENABLED (DFX PRIVACY) | |
|--------------------------------------|---|
| CFG[3] | 0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR |
| | 1 : DISABLED |

| DISPLAY PORT PRESENCE STRAP | |
|-----------------------------|--|
| CFG[4] | 0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT |
| | 1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT |


<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**






| | | |
|-----------------------------|------------------------------------|-----------------|
| Size: A3 | Document Number: Hadley 15" | Rev: X02 |
| Date: Friday, June 28, 2013 | Sheet: 6 of 101 | |

SSID = CPU



Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Lwngh match<25mil



<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC CORE)**

| | | |
|-----------------------------|------------------------------------|-----------------|
| Size: A3 | Document Number: Hadley 15" | Rev: X02 |
| Date: Friday, June 28, 2013 | Sheet: 7 | of 101 |


SSID = CPU

HDMI




Design Guideline:
EDP_COMP keep routing length max 100 mils.
Trace Width:20 mils.

<Core Design>

| | | | |
|---|-----------------|----|----------------------|
|  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | |
| | | | CPU (DDI/EDP) |
| File | Document Number | | Rev |
| A3 | Hadley 15" | | X02 |
| Date: Friday, June 28, 2013 | Sheet 8 | of | 101 |

SSID = CPU



- Layout Note:**
1. Place close to CPU
 2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
 3. Lwnngth match<25m1l


<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (VSS)**

| | | |
|-----------------------------|------------------------------------|-----------------|
| Size: A3 | Document Number: Hadley 15" | Rev: X02 |
| Date: Friday, June 28, 2013 | Sheet: 9 of 101 | |


SSID = CPU



<Core Design>

| | | | | | |
|---|-----------------------|-------|--|----|-----|
|  | | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| CPU(Power CAP1) | | | | | |
| Size | Document Number | | | | Rev |
| A3 | Hadley 15" | | | | X02 |
| Date: | Friday, June 28, 2013 | Sheet | 10 | of | 101 |

SSID = CPU




<Core Design>




| | | | | | |
|-------|-----------------------|-------------------|------------------------|----|-----|
| Title | | | CPU(Power CAP2) | | |
| Size | Document Number | Rev | | | X02 |
| A3 | | Hadley 15" | | | |
| Date: | Friday, June 28, 2013 | Sheet | 11 | of | 101 |

(Blanking)

<Core Design>

| | | |
|---|-------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| M1&M3 | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 14 | of 101 |

SSID = CPU




<Core Design>

| | | | |
|--|------------|--|-------------------|
| | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| | | CPU (EDP SIDE BAND/GPIO/DDI) | |
| Title CPU (EDP SIDE BAND/GPIO/DDI) | Size A3 | Document Number Hadley 15" | Rev X02 |
| Date: Friday, June 28, 2013 | | Sheet 15 of 101 | |


PCIE Table

| Port | Device | Share BUS |
|-----------|---------------------|-----------|
| 1 | N/A | USB3.0_3 |
| 2 | N/A | USB3.0_4 |
| 3 | WLAN | |
| 4 | LAN+ Card reader | |
| 5 (4lane) | GPU | |
| 6 (4lane) | N/A | SATA0~3 |



USB 2.0 Table


| Pair | Device |
|------|------------------------------------|
| 0 | USB3.0 Port2 |
| 1 | USB3.0 port1 (with Power Share) |
| 2 | USB3.0 Port3 |
| 3 | USB3.0 Port4 |
| 4 | CAMERA |
| 5 | WLAN |
| 6 | Touch Panel |
| 7 | N/A |



Layout Note:
 1. PCIE_RCOMP/ PCIE_IREF trace width=12~15mil
 2. Isolation Spacing: 12mil
 3. Total trace length<500mil



Layout Note:
 1. USB_COMP using 50 ohm single-ended impedance
 2. Isolation Spacing :15mil
 3. Total trace length<500mil



<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **CPU (PCIE/USB)**

Size A3 Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet 16 of 101

SSID = CPU

| On Die DSW VR Enable | |
|----------------------|--|
| DSWODVREN | Low = Disable * High = Enable (default) |




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PM)**

Size A3 Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet 17 of 101



<Core Design>


DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (CLK/SMB/LPC/SPI)**

Size: A3 Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet: 18 of 101


SSID = CPU



**Flash Descriptor Security Override/
Intel ME Debug Mode**


| | |
|-----------|----------------------------------|
| HDA_SDOUT | Low = Default * High = Enable |
|-----------|----------------------------------|

The internal pull-down is disabled after PLTRST# deasserts



Integrated SUS 1V VRM Enable

| | |
|----------|--|
| INTVRMEN | Low = External VRs High = Internal VRs* |
|----------|--|




Layout Note:
4mil trace at break-out and 3 12-15mil trace with <0.2 ohms and length total <= 500mils.

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RTC/SATA/HDA/JTAG)**

| | | |
|-----------------------------|-----------------|---------|
| Size A3 | Document Number | Rev X02 |
| Date: Friday, June 28, 2013 | Sheet 19 | of 101 |



X02 remove C2103

Non-HSI0

-Core Design-



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **CPU (POWER2)**

Size: Custom Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet 21 of 101

SSID = CPU





<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RSVD**

| | | |
|-----------------------------|------------------------------------|-----------------|
| Size: A3 | Document Number: Hadley 15" | Rev: X02 |
| Date: Friday, June 28, 2013 | Sheet: 22 | of: 101 |

SSID = CPU




<Core Design>



| | | |
|------------------|-----------------------|-----------------|
| Title | | |
| CPU (VSS) | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 23 of 101 |



SSID = KBC



Layout Note:
Need very close to EC

| PCB VERSION A/D(PIN#) | PULL-LOW RESISTOR | PULL-HIGH RESISTOR | VOLTAGE |
|-----------------------|-------------------|--------------------|---------|
| X00 | 100.0K | 10.0K | 3.0V |
| X01 | 100.0K | 20.0K | 2.75V |
| X02 | 100.0K | 33.0K | 2.48V |
| X03 | 100.0K | 47.0K | 2.24V |
| A00 | 100.0K | 64.9K | 2.0V |
| Reserved | 100.0K | 76.8 | 1.87V |
| Reserved | 100.0K | 100.0K | 1.65V |
| Reserved | 100.0K | 143.0K | 1.358V |
| Reserved | 100.0K | 174.0K | 1.204V |
| Reserved | 100.0K | 215.0K | 1.048V |


| MODEL_ID_DET(GPIO#) | PULL-LOW RESISTOR | PULL-HIGH RESISTOR | VOLTAGE |
|---------------------|-------------------|-----------------------|---------|
| (DOH50)UMA | 100.0K | 10.0K(64.10025.GD.L) | 3.0V |
| (DOH50)UMA@dP | 100.0K | 17.7K(64.13725.GD.L) | 2.902V |
| (DOH50)UMA | 100.0K | 17.8K(64.17825.GD.L) | 2.801V |
| (DOH50)DIS | 100.0K | 22.1K(64.21125.GD.L) | 2.702V |
| (DOH50)DIS@dP | 100.0K | 27.0K(64.27025.GD.L) | 2.598V |
| (DOH50)DIS | 100.0K | 32.0K(64.32025.GD.L) | 2.492V |
| (DOH50)DIS@dP | 100.0K | 37.0K(64.37025.GD.L) | 2.402V |
| (DOH50)UMA/LVDS | 100.0K | 43.2K(64.43225.GD.L) | 2.301V |
| (DOH50)DIS/LVDS | 100.0K | 49.3K(64.49325.GD.L) | 2.201V |
| (DOH50)DIS@dP | 100.0K | 57.6K(64.57625.GD.L) | 2.093V |
| (DOH50)DIS/LVDS | 100.0K | 64.9K(64.64925.GD.L) | 2.003V |
| (DOH50)DIS@dP | 100.0K | 82.5K(64.82525.GD.L) | 1.808V |
| (DOH50)DIS/LVDS | 100.0K | 93.1K(64.93125.GD.L) | 1.709V |
| (DOH50)DIS@dP | 100.0K | 107.7K(64.10735.GD.L) | 1.594V |
| (DOH50)DIS/LVDS | 100.0K | 130K(64.13035.GD.L) | 1.490V |
| (DOH50)DIS@dP | 100.0K | 137K(64.13735.GD.L) | 1.392V |
| (DOH50)DIS/LVDS | 100.0K | 154K(64.15435.GD.L) | 1.290V |
| (DOH50)DIS@dP | 100.0K | 200K(64.20035.GD.L) | 1.090V |
| (DOH50)DIS/LVDS | 100.0K | 232K(64.23235.GD.L) | 0.994V |




Layout Note:
Need very close to EC

Layout Note:
Need very close to EC
C2422 PDG is 47p


AOAC Ambient temperature detect



EC_GPIO47 High Active



Layout Note:
Connect GND and AGND planes via either DR resistor or connect directly.



Layout Note:
Need very close to EC


Layout Note:
Need very close to EC
C2422 PDG is 47p

(Blanking)




<Core Design>



| | | |
|-----------------------------|-------------------|--------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 28 | of 101 |



| CONN Pin | Net name |
|----------|----------|
| Pin1 | SPK_R+ |
| Pin2 | SPK_R- |
| Pin3 | SPK_L+ |
| Pin4 | SPK_L- |
















<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Speaker/HPMIC CONN**

| | | |
|-----------------------------|-----------------------------------|----------------|
| Size A3 | Document Number Hadley 15" | Rev X02 |
| Date: Friday, June 28, 2013 | Sheet 29 | of 101 |

SSID = LOM



DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LOM(RTL8411B)**

Size: A3 Document Number: **Hadley 15"** Rev: **X02**





Date: Friday, June 28, 2013 Sheet: 30 of 101

SSID = LOM

GIGA LAN Transformer



C3106
SCD01U16V2KX-3GP
Follow Reference Schematic 0.01uF~0.4uF





(Blanking)

<Core Design>



| | | |
|-----------------------------|-------------------|------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 32 | of 101 |


SSID = SDIO



- [30] SD_CD#
- [30] SP5/SD_D3/MS_D3
- [30] SP3/SD_CLK/MS_D0
- [30] SP4/SD_CMD/MS_D2
- [30] SP2/SD_D0/MS_D1
- [30] SP1/SD1
- [30] SP6/SD_D2/MS_CLK
- [30] SP7/SD_WP/MS_BS

- SP3/SD_CLK/MS_D0 [30]
- SP2/SD_D0/MS_D1 [30]
- SP4/SD_CMD/MS_D2 [30]
- SP5/SD_D3/MS_D3 [30]
- MS_CD# [30]
- SP7/SD_WP/MS_BS [30]
- SP6/SD_D2/MS_CLK [30]

Reserve EMI Cap, 0107 CLK Cap DY



- AFTP3301 1 SP1/SD1
- AFTP3302 1 SP2/SD D0/MS D1
- AFTP3303 1 SP3/SD CLK/MS D0
- AFTP3304 1 SP4/SD CMD/MS D2
- AFTP3305 1 SP5/SD D3/MS D3
- AFTP3306 1 SP6/SD D2/MS CLK
- AFTP3307 1 SP7/SD WP/MS BS

<Core Design>


DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Card Reader CONN**

| | | |
|-----------------------------|-----------------------------------|----------------|
| Size A3 | Document Number Hadley 15" | Rev X02 |
| Date: Friday, June 28, 2013 | Sheet 33 of 101 | |


SSID = USB

USB3.0 Port1 with power share




22.10339.W31

X02 stuff TR3403




83.01065.0AJ

USB3.0 Port2



X02 stuff TR3412



83.01065.0AJ



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB3.0(1)**

| | | |
|-----------------------------|------------------------------------|-----------------|
| Size: A3 | Document Number: Hadley 15" | Rev: X02 |
| Date: Friday, June 28, 2013 | Sheet: 34 | of 101 |

SSID = USB




0319 modify USB Charger circuit



| SB/ (pin 8) | SEL(pin 4) | Feature | pin 1 role (INT or INT/) |
|-------------|---------------------------|---|--------------------------|
| 0 | 0 | Auto S & C without mouse/keyboard pass through | INT or INT/ |
| 0 | 1 | Auto S & C with mouse/keyboard pass through | INT or INT/ |
| 1 | 0 | S0 charging with SDP only | INT or INT/ |
| 1 | 1 | S0 charging with CDP or SDP only (depending on external device) | INT or INT/ |
| 0 | M = (1/2)*V _{DD} | Test Mode, M = V _{DD/2} = (1/2)*V _{DD} | |

USB Power SW (U3504)

| Vendor | Vendor P/N | Wistron P/N | Priority |
|--------------|--------------|--------------|----------|
| Silergy | SY6288DCAC | 74.06288.A79 | 1ST |
| DII (Diodes) | AP2301MPG-13 | 74.02301.071 | 2ND |
| GMT | G547I2P81U | 74.00547.F79 | 3RD |



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB Power SW**

Size: Document Number: **Hadley 15"** Rev: **X02**


Date: Friday, June 28, 2013 Sheet 35 of 101

SSID = Reset.Suspend

Power Good



ROSA Run Power



5V_S0
 5V_S0 Consumption
 Peak current 4.033A

3D3V_S0
 3D3V_S0 Consumption
 Peak current 3A

SSID = Reset.Suspend



Layout Note:

Place Close SO-DIMMA.

**SA_DIMM_VREFDQ
SODIMM1**



**SB_DIMM_VREFDQ
SODIMM2**



**Close to DIMM
S3 Power Reduction Circuit PM_DRAM_PWRGD**

<Core Design>



| | | |
|-----------------------------|--------------------------------------|-------------------|
| Title | | |
| S3 Power Reduction | | |
| Size A3 | Document Number Hadley 15" | Rev X02 |
| Date: Friday, June 28, 2013 | Sheet 37 | of 101 |

(Blanking)


<Core Design>



| | | | |
|-----------------------------|-------------------|-----------------------|--------|
| Title | | Reserved | |
| Size | Document Number | Date | Rev |
| A3 | Hadley 15" | Friday, June 28, 2013 | X02 |
| Date: Friday, June 28, 2013 | | Sheet 39 | of 101 |

(Blanking)

<Core Design>

| | | |
|---|-------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 40 | of 101 |

(Blanking)

<Core Design>



| | | |
|-----------------|-----------------------|-----------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 41 of 101 |


SSID = PWR.Support

0103 Add EC4203

ndde close to EL4202

Layout Note:

PSID Layout width > 25mil




<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **DCIN**

| | | |
|-----------------------------|------------------------------------|-----------------|
| Size: A3 | Document Number: Hadley 15" | Rev: X02 |
| Date: Friday, June 28, 2013 | Sheet: 42 | of: 101 |

SSID = PWR.Support



0109 DY PD4301~4303







Layout Note:
Place near Battery CONN

<Core Design>



| | | |
|-----------------------------|--------------------------------------|-------------------|
| Title BATT CONN | | |
| Size A3 | Document Number Hadley 15" | Rev X02 |
| Date: Friday, June 28, 2013 | Sheet 43 of 101 | |

SSID = PWR.Plane.Regulator_5v3p3v



Close to VFB Pin (pin5)

[17] 3V_5V_POK <<<

X11 change PR4120 to 9.76K to solve 5V voltage fall issue while on heavy loading

Close to VFB Pin (pin2)

Core Design




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **3V/5V TPS51225**

Size: Document Number **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet 45 of 101

SSID = CPU.Regulator



| | | 28W | 15W |
|-----------|--------|------|------|
| Fsw | PR4604 | 392K | 1M |
| Fsw | PR4607 | 75K | 150K |
| OCP | PR4609 | 150K | 75K |
| IMON | PR4610 | 680K | 422K |
| Load line | PR4620 | 2.8K | 3K |


<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51622 CPUCORE(1/2)**

| | | |
|-----------------------------|------------------------------------|-----------------|
| Size: A3 | Document Number: Hadley 15" | Rev: X02 |
| Date: Friday, June 28, 2013 | Sheet: 46 of 101 | |

SSID = CPU.Regulator



| | | 28W | 15W |
|-------------|--------|-------|-------|
| DCR sensing | PR4704 | 2.21K | 2.21K |
| DCR sensing | PR4706 | 2.94K | 2.94K |
| DCR sensing | PR4705 | 60.4K | 29.4K |


<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51622 CPUCORE(2/2)**

Size A3 Document Number **Hadley 15"** Rev **X02**

Date: Friday, June 28, 2013 Sheet 47 of 101



Design Current=13.52A
21.25A<OCP>25.11A

79.3371V.6CL

| State | S3 | S5 | VDDR | VTTREF | VTT |
|-------|----|----|------|--------|------------|
| S0 | Hi | Hi | On | On | On |
| S3 | Lo | Hi | On | On | Off (Hi-Z) |
| S4/S5 | Lo | Lo | Off | Off | Off |

MODE

| PR4608 | Frequency | Discharge Mode |
|----------|-----------|------------------------|
| 200k ohm | 400kHz | Tracking Discharge |
| 100k ohm | 300kHz | |
| 68k ohm | 300kHz | Non-tracking Discharge |
| 47k ohm | 400kHz | |

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP CHOKE 1.0UH PCMB104T-1R0M/ 3.3mohm/ Isat =28A rms /68.1R01C.10Q
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
 H/S: SIR172ADP-T1-GE3 / 8.5mohm/10.5mOhm@4.5Vgs/ 84.00172.A37
 L/S: SIR12DP-T1-GE3 / 4.4mohm/6mOhm@4.5Vgs/ 84.SRA12.037

<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51216 +1.35V SUS**

Size A3 Document Number **Hadley 15"** Rev **X02**

Date: Friday, June 25, 2010 Sheet 49 of 101

(Blanking)


<Core Design>

| | | | |
|---|-----------------------|---|-----------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | (Reserved)TPS51312 1D8V | |
| Size | Document Number | Rev | |
| A3 | Hadley 15" | X02 | |
| Date: | Friday, June 28, 2013 | Sheet | 50 of 101 |


SSID = PWR.Plane.Regulator_1p5v

TLV70215DBVR for 1D5V_S0


Design Current = 15mA





<Core Design>

| | | | | | |
|---|-----------------------|-------|--|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| RT9198-15PU5R 1D5V | | | | | |
| Size | Document Number | | | | Rev |
| A3 | Hadley 15" | | | | X02 |
| Date: | Friday, June 28, 2013 | Sheet | 51 | of | 101 |


SSID = VIDEO




| Pin | eDP | LVDS | Pin | eDP | LVDS |
|-----|-----------|--------------|-----|--------------|--------------|
| 1 | LCDVDD | LCDVDD | 16 | NC | LVDS_DATA2# |
| 2 | LCDVDD | LCDVDD | 17 | NC | LVDS_DATA2 |
| 3 | LCDVDD | LCDVDD | 18 | GND | GND |
| 4 | LCDVDD | LCDVDD | 19 | NC | LVDS_CLK#_R |
| 5 | EDP_HP | 3D3V_ROM | 20 | NC | LVDS_CLK_R |
| 6 | LCD_TST_C | LCD_TST_C | 21 | GND | GND |
| 7 | EDP_AUX | LVDS_DDC_CLK | 22 | GND | GND |
| 8 | EDP_AUX# | LVDS_DDC_DAT | 23 | GND | GND |
| 9 | GND | GND | 24 | DBC_EN | DBC_EN |
| 10 | EDP_TX0N | LVDS_DATA0# | 25 | BRIGHTNESS | BRIGHTNESS |
| 11 | EDP_TX0P | LVDS_DATA0 | 26 | BLON_OUT | BLON_OUT |
| 12 | GND | GND | 27 | Color_Engine | Color_Engine |
| 13 | EDP_TX1N | LVDS_DATA1# | 28 | NC | NC |
| 14 | EDP_TX1P | LVDS_DATA1 | 29 | DCBATOUT_LCD | DCBATOUT_LCD |
| 15 | GND | GND | 30 | DCBATOUT_LCD | DCBATOUT_LCD |



eDP / LVDS select circuit




INVERTER POWER




Touch panel


X02 remove TPNL1




0307 modify




X02 change CAM1 connector



Camera Power




CAMERA



need close to connector

LCDVDD



Layout Note:
Trace width = 80mil

Layout Note:
Trace width = 80mil














<Core Design>



| | | | | |
|--------|-----------------------|-------|---------------|--------|
| File | | | LCD Connector | |
| Size | Document Number | Rev | | X02 |
| Custom | Hadley 15" | | | |
| Date: | Friday, June 26, 2013 | Sheet | 52 | of 101 |

SSID = VIDEO

LVDS & EDP Colay



Operation Mode Table

| | | PIN47 | |
|-------|---|-------|---------|
| | | 0 | 1 |
| PIN48 | 0 | X | EP Mode |
| | 1 | ROM | EEPOM |

©Core Design

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LVDS Switch





File: **Hadley 15"** Rev: **X02**

Size: Custom Document Number: **Hadley 15"** File: **X02**

Date: Friday, June 28, 2013 Sheet 53 of 101

SSID = VIDEO

www.qdzbx.com



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Repeater/Connector**
Size: A3
Document Number: **Hadley 15"**
Date: Friday, June 28, 2013
Sheet 54 of 101

Rev: **X02**


(Blanking)

<Core Design>



| | | |
|-----------------------------|-------------------|------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 55 of 101 | 1 |

SSID = SATA



Layout Note:
AC coupling Cap:
place near CONN(<100mils)




Table 1: Tx/Rx EQ & DE Pulse Width Settings


| DE1/DE2 | CH1/CH2De-Emphasis dB(@6Gbps) |
|-----------------|-------------------------------|
| NC (default) | -6 |
| 0 | 0 |
| 1 | -3 |

| EQ1/EQ2 | CH1/CH2Equalization dB (@6Gbps) |
|-----------------|---------------------------------|
| NC (default) | 0 |
| 0 | 7 |
| 1 | 14 |





| DEW1/DEW2 | Device Function → DE Width for CH1/CH2 |
|----------------|--|
| 0 | De-Emphasis Pulse Width Short (recommended setting when link operates at SATA 1.5/3.0/6.0 Gbps) |
| 1 (default) | De-Emphasis Pulse Width Long (recommended setting when link operates at SATA 1.5/3.0 Gbps speed only) |

(Blanking)

<Core Design>

| | | |
|---|-------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 57 of 101 | 1 |

SSID = Wireless




<Core Design>



| | | |
|----------------|-----------------------|-----------------|
| Title | | |
| WLAN/BT | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 58 of 101 |

(Blanking)

<Core Design>

| | | | |
|---|-------------------|--|--------|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| Reserved | | | |
| Size | Document Number | Rev | |
| A3 | Hadley 15" | X02 | |
| Date: Friday, June 28, 2013 | | Sheet 59 | of 101 |

(Blanking)


<Core Design>





| | | |
|-----------------------------|-------------------|------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 60 | of 101 |

SSID = User.Interface


Battery LED1(Amber_LED) LOW acted from KBC GPIO




Power & Battery LED2(White_LED) LOW acted from KBC GPIO




SATA HDD LED



PWRBTN CONN



LED board CONN




<Core Design>



| | | | |
|--------------------------------|-----------------|---|-----|
| | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| | | Title LED Bar/Power Button | |
| Size A3 | Document Number | Rev X02 | |
| Date: Friday, June 28, 2013 | Sheet 61 | of | 101 |

SSID = KBC

Internal Keyboard Connector





**CAP LED Control
LOW acted from KBC GPIO**



SSID = Touch.Pad

Touch Pad Connector



<Core Design>



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Reserved**


Size A3 | Document Number: **Hadley 15"** | Rev: **X02**

Date: Friday, June 28, 2013 | Sheet 62 of 101


SSID = User.Interface



A00 0618



A00 0618



A00 0628

<Core Design>

| | | | |
|---------------------------|-----------------------|---|-----------|
| DELL | | Wistron Corporation | |
| | | 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| IO Board Connector | | | |
| Size | Document Number | Rev | |
| A3 | Hadley 15" | X02 | |
| Date: | Friday, June 28, 2013 | Sheet | 63 of 101 |

(Blanking)

<Core Design>



Title **Reserved**


Size A3 Document Number **Hadley 15"** Rev **X02**

Date: Friday, June 28, 2013 Sheet 64 of 101

SSID = DEBUG PORT

Debug Connector

A00 0625



<Core Design>



| | | |
|------------------------|-----------------------|-----------------|
| Title | | |
| Dubug connector | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 65 of 101 |

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Hadley 15"

Rev


X02

Date: Friday, June 28, 2013

Sheet 66 of 101

SSID = User.Interface

Free Fall Sensor




Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can




<Core Design>

| | | | |
|-------------|-----------------------|---|-----------|
| DELL | | Wistron Corporation | |
| | | 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| FFS | | | |
| Size | Document Number | Rev | |
| A3 | Hadley 15" | X02 | |
| Date: | Friday, June 28, 2013 | Sheet | 67 of 101 |


(Blanking)

<Core Design>

| | | |
|---|-------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 68 | of 101 |


(Blanking)

<Core Design>

| | | |
|---|-------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 69 | of 101 |

(Blanking)

<Core Design>

| | | |
|---|-------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 70 of 101 | 1 |

(Blanking)

<Core Design>



| | | |
|-----------------|-----------------------|-----------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 71 of 101 |

(Blanking)


<Core Design>



| | | |
|-----------------|-----------------------|-----------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 72 of 101 |

SSID = VIDEO

dGPU Reset



1.05V +/- 30mV
3.3A

3.3V +/- 5%
210mA

X7R, Under GPU.

POWER IC

1.05V +/- 30mV
150mA

0102 remove R7307

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **GPU PCIe/STRAPPING(1/5)**


Size: Custom Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet 73 of 101


SSID = VIDEO




71.0N14P.00U
OPS



71.0N14P.00U
OPS



71.0N14P.00U
OPS




71.0N14P.00U
OPS








<Core Design>



SSID = VIDEO



SSID = VIDEO



NV request to need to be kept


| Resistor Values | Pull-up to VDD33 | Pull-down to GND |
|-----------------|------------------|------------------|
| 4.99 k | 1000 | 0000 |
| 10.0 k | 1001 | 0001 |
| 15.0 k | 1010 | 0010 |
| 20.0 k | 1011 | 0011 |
| 24.9 k | 1100 | 0100 |
| 30.1 k | 1101 | 0101 |
| 34.8 k | 1110 | 0110 |
| 45.3 k | 1111 | 0111 |

| GPU Product Name | N14P-GT |
|--|-----------|
| NV-Internal Chip Part# (used on labels of packaging bag/box materials) | GK107-750 |
| Device ID | 0x0FE4 |
| Memory interface | GDDR5 |
| Package | GB4-128 |





| Configuration | Vendor | Strap | FBVDD/FBVDDQ | Manufacturer Part Number | Max Speed WCK (MHz) | Memory Date Code Minimum | Status |
|---------------|---------|-------|--------------|--------------------------|---------------------|--------------------------|---------------------------|
| 128Mx16 GDDR5 | Hynix | 0x6 | 1.35V/1.35V | H5GQ2H4AFR-T2C | 2000 | N/A | Production candidate |
| | Samsung | 0x7 | 1.35V/1.35V | K4G20325FD-FC04 | 2000 | 1219 | Post-production candidate |

15K PD
Hynix 35K PD
Samsung 45K PD
5K PH
45K PH
5K PD
25K PD
5K PD
45K PD


| Strap Pin Name | Logical Strapping Bit 3 | Logical Strapping Bit 2 | Logical Strapping Bit 1 | Logical Strapping Bit 0 |
|----------------|-------------------------|-------------------------|-------------------------|-------------------------|
| ROM_SCLK | 0 | 0 | 1 | 0 |
| ROM_SI | 0 | 1 | 1 | 1 |
| ROM_SO | FB[1] | FB[0] | SMB_ALT_ADDR | VGA_DEVICE |
| STRAP0 | USER[3] | USER[2] | USER[1] | USER[0] |
| STRAP1 | 3GIO_PADCFG[3] | 3GIO_PADCFG[2] | 3GIO_PADCFG[1] | 3GIO_PADCFG[0] |
| STRAP2 | PCI_DEVID[3] | PCI_DEVID[2] | PCI_DEVID[1] | PCI_DEVID[0] |
| STRAP3 | SOR3_EXPOSED | SOR2_EXPOSED | SOR1_EXPOSED | SOR0_EXPOSED |
| STRAP4 | RESERVED | 1 | 1 | 1 |




SSID = VIDEO



SSID = VIDEO








Frame Buffer Partition B-Lower Half



FBVREF Termination

| Type | FBVREF% | Voltage | GPU_GPIO10 |
|----------------|---------|---------|------------|
| Un-termination | 50% | 0.749V | High |
| Termination | 70% | 1.0617V | Low |



Core Design

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.

File: **GPU-VRAM5.6 (3/4)**


Size: Custom Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet: 80 of 101


SSID = PWR.Plane.Regulator_3p3v_vga, 1p35v_vga, 1p05v_vga

3D3V_VGA_S0 1D05V_VGA_S0


3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D35V_VGA_S0 should ramp-up before 1D05V_VGA_S0




0307 Add Discharge Circuit



1D35V_VGA_S0




0319 modify Discharge Circuit



(Blanking)

<Core Design>



| | | |
|---|-------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 84 | of 101 |

(Blanking)




<Core Design>

| | | |
|---|--------------------------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | Reserved |
| Size A3 | Document Number Hadley 15" | Rev X02 |
| Date: Friday, June 28, 2013 | Sheet 85 of 101 | 1 |


SSID = User.Interface




0116 Add RF CAP



0528 Add NPTH hole



0117 Add EMC CAP



<Core Design>



| | | |
|---|--------------------------------------|-------------------|
| Title UNUSED PARTS/EMI Capacitors | | |
| Size A3 | Document Number Hadley 15" | Rev X02 |
| Date: Friday, June 28, 2013 | Sheet 86 | of 101 |

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|-----------------|-----------------------|-----------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 87 of 101 |

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|-----------------|-----------------------|-----------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 88 of 101 |


(Blanking)

<Core Design>

| | | |
|---|-----------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 89 of 101 |


(Blanking)

<Core Design>

| | | |
|---|--------------------------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size A3 | Document Number Hadley 15" | Rev X02 |
| Date: Friday, June 28, 2013 | Sheet 90 of 101 | 1 |

(Blanking)

<Core Design>

| | | |
|---|-----------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: | Friday, June 28, 2013 | Sheet 91 of 101 |

(Blanking)


<Core Design>



| | | | |
|-------|-----------------------|-----------------|-----------|
| Title | | Reserved | |
| Size | Document Number | Rev | |
| A3 | Hadley 15" | X02 | |
| Date: | Friday, June 28, 2013 | Sheet | 92 of 101 |


(Blanking)

<Core Design>

| | | |
|---|-------------------|--|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| A3 | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 93 of 101 | 1 |

(Blanking)

<Core Design>

| | | | |
|---|--------------------------|--|-----------|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| <i>Reserved</i> | | | |
| Size | Document Number | Rev | |
| A3 | <i>Hadley 15"</i> | X02 | |
| Date: | Friday, June 28, 2013 | Sheet | 94 of 101 |

(Blanking)





<Core Design>



| | | |
|-----------------------------|-------------------|------------|
| Title | | |
| Reserved | | |
| Size | Document Number | Rev |
| | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 95 of | 101 |

SSID = XDP

CPU XDP



<Core Design>



| | | | | | |
|-------|-----------------------|-------|----------------|----|-----|
| Title | | | CPU XDP | | |
| Size | Document Number | Rev | | | |
| A3 | | X02 | | | |
| Date: | Friday, June 28, 2013 | Sheet | 96 | of | 101 |

PCH Strapping

Processor Strapping

| Name | Schematics Notes |
|------|------------------|
| | |

| Pin Name | Strap Description | (Default value for each bit is 1 unless specified otherwise) | Default Value |
|----------|-------------------|--|---------------|
| | | | |

| POWER PLANE | VOLTAGE | Voltage Rails | | DESCRIPTION |
|-------------|---------|---------------|----|-------------|
| | | ACTIVE | IN | |
| | | | | |

SMBus ADDRESSES

PCIE Routing

| | |
|-------|-------------------|
| LANE1 | X |
| LANE2 | X |
| LANE3 | Mini Card1 (WLAN) |
| LANE4 | X |
| LANE5 | X |
| LANE6 | X |
| LANE7 | X |
| LANE8 | X |

SATA Table

| SATA | |
|------|--------|
| Pair | Device |
| 0 | HDD1 |
| 1 | mSATA |
| 2 | |
| 3 | |
| 4 | |
| 5 | |

USB Table

| Pair | Device |
|------|------------------------------|
| 0 | USB port 1, with Power Share |
| 1 | USB 2.0 HDMI |
| 2 | USB port2 (usb redriver) |
| 3 | X |
| 4 | Touch Panel |
| 5 | Card Reader |
| 6 | BLUETOOTH |
| 7 | CAMERA |


| I ² C / SMBus Addresses | CHIEF RIVER ORB | |
|--------------------------------------|-----------------|------------------------|
| | Address | Bus |
| EC SMBus 1 | | |
| Battery 0 | 0x16 | BAT_SCL/BAT_SDA |
| CHARGER | 0x12 | BAT_SCL/BAT_SDA |
| F88122 (HDMI Switch) (Bottom Dock) | 0x9E | BAT_SCL/BAT_SDA |
| USB3.0 redriver F88710 (Bottom Dock) | 0x40 | BAT_SCL/BAT_SDA |
| EC SMBus 2 | | |
| Battery 1 | 0x16 | SML1_CLK/SML1_DATA |
| PCH | 0x96 & 0x94 | SML1_CLK/SML1_DATA |
| Discrete VGA Thermal | 0x9C or 0x9E | SML1_CLK/SML1_DATA |
| F88321 HDMI level shifter | 0x96 & 0x97 | SML1_CLK/SML1_DATA |
| NCT7718W | 0x98 or 0x99 | SML1_CLK/SML1_DATA |
| EC SMBus 3 | | |
| NCT5605Y-0 | 0x30 | SMB2_CLK/SMB2_DATA |
| NCT5605Y-1 | 0x32 | SMB2_CLK/SMB2_DATA |
| PCH SMBus | | |
| SO-DIMMA | | PCH_SMBDATA/PCH_SMBCLK |
| SO-DIMMB | | PCH_SMBDATA/PCH_SMBCLK |
| Intel LAN 82579 | | PCH_SMBDATA/PCH_SMBCLK |
| G-Sensor | | PCH_SMBDATA/PCH_SMBCLK |
| MINI WLAN | | PCH_SMBDATA/PCH_SMBCLK |
| INTEL LAN82579 | | PCH_SMBDATA/PCH_SMBCLK |

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Table of Content | | |
|-----------------------------|-----------------|-----------------|
| Size A3 | Document Number | Rev X02 |
| Date: Friday, June 28, 2013 | | Sheet 97 of 101 |



<Core Design>




| | | |
|-----------------------------|-------------------|------------|
| Title | | |
| Change History | | |
| Size | Document Number | Rev |
| | Hadley 15" | X02 |
| Date: Friday, June 28, 2013 | Sheet 98 of | 101 |

Intel-Power Up Sequence


(AC mode)

Red printings:KBC GPIO involved





(DC mode)


Red printings:KBC GPIO involved




Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM



PCH SMBus Block Diagram



KBC SMBus Block Diagram



<Core Design>