

FM9 HANKS Intel PARK Discrete GFX

VER : 1A
PWA:
PWB:





Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	M92-S3-XT
23	BLANK PAGE
24	LCD CONN / HDMI CONN
25	CRT CONN
26	R5U230
27	BLANK PAGE
28	Express/CRard/1394
29	SIO (ITE8502)
30	FLASH / RTC
31	MINI-Card (WWAN)
32	MINI-Card (WLAN/WPAN)
33	Left PUSB/ESATA
34	Right USB
35	SATA (HDD & CD_ROM)
36	TP / KEYBOARD
37	SWITCH / LED
38	FAN / THERMAL
39	Azelia CODEC
40	AUDIO CONN
41	LAN(RTL8111DL/RJ-45)
42	System Reset Circuit
43	Blank Page
44	1.8V_RUN(RT9018/RT9024)
45	Charger (MAX8731)
46	3V/5V (TPS51427A)
47	1.5_DDR/0.75(TPS51116)
48	1.05V_PCH(TPS51218)
49	1.1_VTT(TPS51218)
50	VGA_M92-XT(MAX8792)
51	CPU CORE(MAX17036)
52	Run Power Switch
53	DCin & Batt
54	PAD & SCREW
55	EMI CAP
56	SMBUS BLOCK
57	THERMAL MAP
58	Power Block Diagram
59	Power sequence Block
60	XDP

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.8V_RUN_GFX	+1.8V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.1V_GFX_PCIE	+1.1V	18,50	VGA POWER	GFX_ON	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	

AUBURNDALE/CLARKSFIELD PROCESSOR (DMI, PEG, FDI)

AUBURNDALE/CLARKSFIELD PROCESSOR (CLK, MISC, JTAG)

SC(V1.0),P11: Should be shorted at the pins and then routed to one end of the 49.9-Ω ±1% resistor, pulled-down to GND on the board.




DG(V1.0),P79: should be tied to GND (through 1k Ω resistors), if these signals are left floating, there are nonfunctional impacts but a small amount of power (~15 mW) maybe wasted.
 DG(V1.1),P83: FDI_FSYNCO[0], FDI_FSYNCO[1], FDI_LSYNCO[0], FDI_LSYNCO[1] can be ganged together with one resistor.

SC(V1.0),P17,35: This signal should be connected to the processor's VCCPWRGOOD_1 and VCCPWRGOOD_0 input to indicate when the processor power is valid.


VTPWRGOOD SC(V1.0)P18: VTT 1:1 VR power good signal to processor. Signal voltage level is 1:1 V.

RSTIN#: DG(V1.11) (Doc.# 414744),P1D: Need a voltage divider network to scale down from 3.3V (PCH driven) to 1.05V/1.1V (Clarksfield/Auburndale)




PCIE_MTX_GRX_C_N0	16	C554	0.1U	PCIE_MTX_GRX_N0	16	C553	0.1U	PCIE_MTX_GRX_P0	16	C553
PCIE_MTX_GRX_C_N1	16	C567	0.1U	PCIE_MTX_GRX_N1	16	C568	0.1U	PCIE_MTX_GRX_P1	16	C568
PCIE_MTX_GRX_C_N2	16	C569	0.1U	PCIE_MTX_GRX_N2	16	C570	0.1U	PCIE_MTX_GRX_P2	16	C570
PCIE_MTX_GRX_C_N3	16	C582	0.1U	PCIE_MTX_GRX_N3	16	C583	0.1U	PCIE_MTX_GRX_P3	16	C583
PCIE_MTX_GRX_C_N4	16	C586	0.1U	PCIE_MTX_GRX_N4	16	C587	0.1U	PCIE_MTX_GRX_P4	16	C587
PCIE_MTX_GRX_C_N5	16	C575	0.1U	PCIE_MTX_GRX_N5	16	C576	0.1U	PCIE_MTX_GRX_P5	16	C576
PCIE_MTX_GRX_C_N6	16	C579	0.1U	PCIE_MTX_GRX_N6	16	C580	0.1U	PCIE_MTX_GRX_P6	16	C580
PCIE_MTX_GRX_C_N7	16	C584	0.1U	PCIE_MTX_GRX_N7	16	C585	0.1U	PCIE_MTX_GRX_P7	16	C585
PCIE_MTX_GRX_C_N8	16	C587	0.1U	PCIE_MTX_GRX_N8	16	C588	0.1U	PCIE_MTX_GRX_P8	16	C588
PCIE_MTX_GRX_C_N9	16	C586	0.1U	PCIE_MTX_GRX_N9	16	C589	0.1U	PCIE_MTX_GRX_P9	16	C589
PCIE_MTX_GRX_C_N10	16	C587	0.1U	PCIE_MTX_GRX_N10	16	C590	0.1U	PCIE_MTX_GRX_P10	16	C590
PCIE_MTX_GRX_C_N11	16	C601	0.1U	PCIE_MTX_GRX_N11	16	C602	0.1U	PCIE_MTX_GRX_P11	16	C602
PCIE_MTX_GRX_C_N12	16	C605	0.1U	PCIE_MTX_GRX_N12	16	C606	0.1U	PCIE_MTX_GRX_P12	16	C606
PCIE_MTX_GRX_C_N13	16	C612	0.1U	PCIE_MTX_GRX_N13	16	C613	0.1U	PCIE_MTX_GRX_P13	16	C613
PCIE_MTX_GRX_C_N14	16	C614	0.1U	PCIE_MTX_GRX_N14	16	C614	0.1U	PCIE_MTX_GRX_P14	16	C614
PCIE_MTX_GRX_C_N15	16	C618	0.1U	PCIE_MTX_GRX_N15	16	C618	0.1U	PCIE_MTX_GRX_P15	16	C618




SC(1.0V),P17: H_PROCHOT#D use: pull to 68 ohm if it isn't used: pull to 50 ohm
 SC(1.0V),P17: H_CATERR# 49.9-Ω ±1% Pull-Up to the VTT rail (+V1.IS_VTT)



DG(V1.0),P17: COMP[0:1] 49.9-Ω ±1% pull-down to GND COMP[2:3] 20-Ω ±1% pull-down to GND



DG(V1.0),P83: SM_RCAMP[0] 100-Ω ±1% pull-down to GND SM_RCAMP[1] 24.9-Ω ±1% pull-down to GND SM_RCAMP[2] 130-Ω ±1% pull-down to GND
 Layout Note: Place these resistors near Processor




Scan Chain (Default)	STUFF -> R780, R783, R786 NO STUFF -> R781, R785
CPU Only	STUFF -> R780, R781 NO STUFF -> R783, R785, R786
GMCH Only	STUFF -> R785, R786 NO STUFF -> R780, R781, R783

DG(V1.0) table 27 - TRST# SC(V1.0)P22: should be routed as a single delay chain to all loads and terminated at the end of the trace. 51 Ω ± 5% pull down resistor. CRB(V1.0)P11

QUANTA COMPUTER


Title: AUBURNDNA 1/4
 Size: Document Number: F49
 Date: Tuesday, October 06, 2009
 Sheet: 3 of 96

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.




**QUANTA
COMPUTER**


Title: AUBURND A24		Rev: 3B
Size: Document Number	Sheet 4 of 66	
Date: Tuesday, October 06, 2009		

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

QUANTA COMPUTER


Title: AUBURND4 4/4

Size: Document Number FM9 Rev 3B

Date: Tuesday, October 06, 2009 Sheet 6 of 66

IBEX PEAK-M (DMI, FDI, GPIO)

IBEX PEAK-M (LVDS, DDI)



CS(V1.0) P32
PWROK and SYS_PWROK should be tied together on the platform. MEPWROK can be connected to PCH_PWROK pin on PCH when Intel AMT is not enabled.

MEPWROK
SC(V1.0) P32:
It can be connected to PCH_PWROK pin on PCH when Intel AMT is not enabled.

DG(V1.0) P189:
If the CRT interface is not implemented, all signals associated with the interface can be left as No Connects. The pins CRT_IRTN Connect this signals to GND and DAC_IREF Connect to GND via a 1.0 k \pm 0.5% pull-down resistor

PM_BATLOW#:
EDS(V1.0) P95: 15K-40K (+3.3V_SUS)
CRB(V1.0) P25: 8.2K (+3.3V_ALW)

PM_BATLOW# (Intel feedback)
15K - 40K is a simulation result, the expected value should be 20K internal pull high in PCH. 8.2K is external pull high.

PWROK
SC(V1.0) P32:
8.2 k Ω to 10 k Ω pull-down resistor to GND.
PWROK and SYS_PWROK should be tied together on the platform.

LAN_RST#
DG(V1.0) P311
If integrated LAN is not used, recommend to connect LAN_RST# to GND via a 8.2-k Ω to 10-k Ω pull-down resistor.
EDS(V1.0) P64
must be grounded if Intel LAN is disabled.

QUANTA COMPUTER

Title: IBEX PEAK-M 2/6


Size: Document Number FM9

Date: Tuesday, October 06, 2009

Sheet: 7 of 66

Rev: 3B


IBEX PEAK-M (HDA, JTAG, SATA)



INTVRMEN[Internal Voltage Regulator Enable]: This signal enables the internal 1.05 V regulators. This signal must be always pulled-up to VccRTC.


Flash Descriptor Security Override

GPIO33 Low = Enabled High = Disabled




Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted lowthrough an external pull-down in manufacturing or debug environments ONLY.



No Reboot strap.
SPKR Low = Default. High = No Reboot.



NC all Res. when PCH is production stage.
Res. of TDO PCH ES1 stage : NC
PCH ES2 stage : pop



JTAG Test Pads are need to put on the same side of mother board.





Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.



IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (PCI-E, SMBUS, CLK)




Place TX DC blocking caps close PCH.



PCI-E port 7/8 are not support in HM55 . They are only in PM 55

USB port 6/7 are not support in HM55 . They are only in PM 55

Note : place these resistors near to PCIe Slots



QUANTA COMPUTER




File: IBEX PEAK-M 3/6

Size: Document Number

Date: Tuesday, October 06, 2009

Sheet: 9 of 66

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)



DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW
	Set to Vcc/2 when HIGH

Danbury Technology Enabled	
NV_ALE	High = Enable
	Low = Disable

A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Integrated Clock Chip Enable	
(Reserve to validate for future platforms)	
RSV_WOL_EN	Enable when sampled low Disable when sampled high

SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------

QUANTA COMPUTER

Title: IBEX PEAK-M 4/6

Size: Document Number FM9

Date: Wednesday, October 07, 2009

Sheet 10 of 66



Rev 3B

BMBUS#:(Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.



BMBUS#:
If not used, require a weak pull-up (8.2k to 10k) to Vcc1.3.
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

IBEX PEAK-M (POWER)

POWER




POWER






PCH HDS (V1.0) P84
 +NVRAM_VCCQ:
 1.8 V supply for Dual Channel NAND interface.
 This power is supplied by core
 well. If unused, this pin should
 be connected to Vcc3_3.

VCCME3_3:
 820 (V1.0) P84: supply for the Intel Management Engine. This is a separate power plane
 that may or may not be powered in S3-S5 states.
 This plane must be on in S0
 and other times the Intel Management Engine is used.



IBEX PEAK-M (GND)





**QUANTA
COMPUTER**

Title: IBEX PEAK-M 6/6


Size	Document Number	Rev
	FM9	3B

Date: Tuesday, October 06, 2009 Sheet 12 of 66




Intel is requesting that customers implement all methods (M1 and M2 and M3 described below) to generate and control Reference voltage for Data/Strobe inputs (VREFDQ) on Clarksfield based platforms. for fine tuning of the VREFDQ levels to optimize the voltage and timing margins.


M1: Fixed voltage resistor divider or DDR Voltage Regulator drives the Vref
M2: A set of Digital potentiometers and op amps are added on the motherboard (one pair for each channel). This circuit is controlled by SMBUS (SMB_CLK & SMB_DATA) on PCH.
M3: Intel investigating future processor VREF DQ generation to replace M1 and M2. This would require routing processor signal balls J17 and H17 to SO-DIMM connectors directly.





for ARD CPU pop M1, NC M3 component.
for CFD CPU pop M3, NC M1 component




	VREF_DQ	R25	R24	R204	R1018 (+DDR_VTTREF)
M1	Stuff	X	X	X	
M2	X	X	Stuff	X	
M3	X	Stuff	X	X	









for ARD CPU pop M1, NC M3 component.
for CFD CPU pop M3, NC M1 component




VREF_DQ	R1019	R28	R202	R1022 (+DDR_VTTREF)
M1	Stuff	X	X	X
M2	X	X	Stuff	X
M3	X	Stuff	X	X





+VDDIO_CLK:
 SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
 Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.
 IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.




PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1 (0.7V-1.5V)	100MHz	100MHz

CPU_SEL:
 SLG date sheet (V0.2) P15:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V.
 Realtek date sheet (V1.2) P11:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V.
 IDT date sheet (V0.7) P10:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V.


3 PCIE_MTX_GRX_P[0..15]
3 PCIE_MTX_GRX_N[0..15]

PCIE_MTX_GRX_P0 AF30
PCIE_MTX_GRX_N0 AE31
PCIE_MTX_GRX_P1 AE29
PCIE_MTX_GRX_N1 AD28
PCIE_MTX_GRX_P2 AD30
PCIE_MTX_GRX_N2 AC31
PCIE_MTX_GRX_P3 AC29
PCIE_MTX_GRX_N3 AB28
PCIE_MTX_GRX_P4 AB30
PCIE_MTX_GRX_N4 AA31
PCIE_MTX_GRX_P5 AA29
PCIE_MTX_GRX_N5 Y28
PCIE_MTX_GRX_P6 Y30
PCIE_MTX_GRX_N6 W31
PCIE_MTX_GRX_P7 W29
PCIE_MTX_GRX_N7 V28
PCIE_MTX_GRX_P8 V30
PCIE_MTX_GRX_N8 U31
PCIE_MTX_GRX_P9 U29
PCIE_MTX_GRX_N9 T28
PCIE_MTX_GRX_P10 T30
PCIE_MTX_GRX_N10 R31
PCIE_MTX_GRX_P11 R29
PCIE_MTX_GRX_N11 P28
PCIE_MTX_GRX_P12 P30
PCIE_MTX_GRX_N12 N31
PCIE_MTX_GRX_P13 N29
PCIE_MTX_GRX_N13 M28
PCIE_MTX_GRX_P14 M30
PCIE_MTX_GRX_N14 L31
PCIE_MTX_GRX_P15 L29
PCIE_MTX_GRX_N15 K30



PCI - EXPRESS INTERFACE

AH30 PCIE_MRX_GTX_C_P0
AG31 PCIE_MRX_GTX_C_N0
AG29 PCIE_MRX_GTX_C_P1
AF28 PCIE_MRX_GTX_C_N1
AF27 PCIE_MRX_GTX_C_P2
AF26 PCIE_MRX_GTX_C_N2
AD27 PCIE_MRX_GTX_C_P3
AD26 PCIE_MRX_GTX_C_N3
AC25 PCIE_MRX_GTX_C_P4
AB25 PCIE_MRX_GTX_C_N4
Y23 PCIE_MRX_GTX_C_P5
Y24 PCIE_MRX_GTX_C_N5
AB27 PCIE_MRX_GTX_C_P6
AB26 PCIE_MRX_GTX_C_N6
Y27 PCIE_MRX_GTX_C_P7
Y26 PCIE_MRX_GTX_C_N7
W24 PCIE_MRX_GTX_C_P8
W23 PCIE_MRX_GTX_C_N8
V27 PCIE_MRX_GTX_C_P9
U26 PCIE_MRX_GTX_C_N9
U24 PCIE_MRX_GTX_C_P10
U23 PCIE_MRX_GTX_C_N10
T26 PCIE_MRX_GTX_C_P11
T27 PCIE_MRX_GTX_C_N11
T24 PCIE_MRX_GTX_C_P12
T23 PCIE_MRX_GTX_C_N12
P27 PCIE_MRX_GTX_C_P13
P26 PCIE_MRX_GTX_C_N13
P24 PCIE_MRX_GTX_C_P14
P23 PCIE_MRX_GTX_C_N14
M27 PCIE_MRX_GTX_C_P15
N26 PCIE_MRX_GTX_C_N15



3 PCIE_MRX_GTX_P[0..15]
3 PCIE_MRX_GTX_N[0..15]

PCIE_MRX_GTX_P0 0.1U 2 1 C87 16 PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1 0.1U 2 1 C94 16 PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2 0.1U 2 1 C92 16 PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3 0.1U 2 1 C88 16 PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4 0.1U 2 1 C100 16 PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5 0.1U 2 1 C103 16 PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6 0.1U 2 1 C108 16 PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7 0.1U 2 1 C115 16 PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8 0.1U 2 1 C131 16 PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9 0.1U 2 1 C148 16 PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10 0.1U 2 1 C136 16 PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11 0.1U 2 1 C167 16 PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12 0.1U 2 1 C140 16 PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13 0.1U 2 1 C180 16 PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14 0.1U 2 1 C150 16 PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15 0.1U 2 1 C168 16 PCIE_MRX_GTX_C_P15

PCIE_MRX_GTX_N0 0.1U 2 1 C90 16 PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1 0.1U 2 1 C96 16 PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2 0.1U 2 1 C95 16 PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3 0.1U 2 1 C91 16 PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4 0.1U 2 1 C105 16 PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5 0.1U 2 1 C107 16 PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6 0.1U 2 1 C114 16 PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7 0.1U 2 1 C128 16 PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8 0.1U 2 1 C118 16 PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9 0.1U 2 1 C159 16 PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10 0.1U 2 1 C142 16 PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11 0.1U 2 1 C181 16 PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12 0.1U 2 1 C147 16 PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13 0.1U 2 1 C166 16 PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14 0.1U 2 1 C160 16 PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15 0.1U 2 1 C182 16 PCIE_MRX_GTX_C_N15

100 MHz (+/-300 ppm) input frequency, 0-0.7 V single-ended swing.
clock must be provided less than 400ns
after CLKREQ# is asserted

9 CLK_PCIE_VGA AK30
9 CLK_PCIE_VGA# AK32
3,9,26,28,29,31,32,41 PLTRST# AL27

PARK-S3

M92-S2 XT AJ072800T04 100-CG1675 (216-0728004)
M92-S2 AJ072800T03 100-CG1643 (216-0728003)


**QUANTA
COMPUTER**

Title: VGA-M92-XT (PCIe)


Size: FM9	Document Number: FM9	Rev: 3B
-----------	----------------------	---------

Date: Tuesday, October 06, 2009 Sheet: 16 of 66


MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GP109	CFG2 GP1013	CFG1 GP1012	CFG0 GP1011
128MB	0	0	0	0
256MB	0	0	0	1
64MB	0	1	0	0
512MB	1	0	0	0














GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	FMS setting
GPI00	GPI00 - TX_PWR5_ENB (Transmitter Power Savings Enable) 0: 50% Tx output swing for mobile mode. 1: 80% Tx output swing (Default setting for Desktop)	0
GPI01	GPI01 - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode. 1: Tx de-emphasis enabled (Default setting for Desktop)	0
GPI02	GPI02 - BUF_GEN2_EN (5.0 GT/s Enable) 1: Strip Controlled Geos (Geos2)	0
GPI03	ATI reserved configuration straps.	0
GPI04	ATI reserved configuration straps.	0
GPI05	GPI05_AC_BATT 0: Battery saving mode = 0.0 V 1: AC (Performance mode) = 1.1 V	0
GPI06	ATI Internal use only	0



DACT1_VGAHSYNC	HD Audio straps
0/0	No audio function
0/1	Audio for Displayport only
1/0	Audio for Displayport and HDMI if dongle is detected
1/1	Audio for both Displayport and HDMI



Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (WinBuy)	Vendor PN	31 Level ASS'
800MHz 512MB(64M*16) Samsung	0	0	1	AKD5LGGT502	AKD5LGGT505	K4W1G1646B-HC12	31FN9MB0000_CF 31FN9MB0040_AD
800MHz 512MB(64M*16) Hynix	0	1	0	AKD5LZGTW00	AKD5LZGTW03	H5TQ1G63BFR-12C	31FN9MB0010_CF 31FN9MB0030_AD
Park XT S3:IC CTRL(631)100-CK3374 (216-0774009)FCBGA Non-Consign				QCI PN : A0774000704			
Park XT S3:IC CTRL(631)100-CK3374 (216-0774009)FCBGA WIN BSQ				QCI PN : A0774000705			
800MHz 1GB(128M*16) Samsung	1	1	1	AKD5MGGT501	K4W2G1646B-HC12		31FN9MB0080_CF 31FN9MB0040_AD
800MHz 1GB(128M*16) Hynix	1	1	0				31FN9MB0070_CF 31FN9MB0050_AD
	1	0	1				
	1	0	0				



QUANTA COMPUTER

VGA-M92-XT (PC)E

Size: Document Number: Part: Rev: 38


Date: Tuesday, October 08, 2009 Sheet: 17 of 98

MEMORY INTERFACE


U32C

PART 3 OF 10

MEMORY INTERFACE






DIVIDER RESISTORS	DDR3
MVREF TO 1.5V	100R
MVREF TO GND	100R



Reserve for Park-S3

	M92	PARK
R87, R86	No stuff	Stuff
R79	240 Ohms (0.5%)	150 Ohms (1%)
R80	No stuff	No Stuff
C1015, C016, R1036, R1035	No stuff	Stuff
R74, R75	No stuff	No stuff








	M92	Park
R76	No stuff	Stuff
R1037	0 ohm	680 ohm
R506	Stuff	No stuff
C175	2200pF	68pF



- 19 MDA[83..0] MDA83_01
- 19 MAA[12..0] MAA12_01
- 19 QSA[7..0] QSA7_01
- 19 QSA#[7..0] QSA#7_01
- 19 DQMA#[7..0] DQMA#7_01
- 19 DRAM_RST# DRAM_RST#
- 19 A_BA[2..0] A_BA2_01

DDR3























Should be 240 Ohms +/-1%

Should be 240 Ohms +/-1%


Should be 240 Ohms +/-1%

Should be 240 Ohms +/-1%








TMDP(HDMI) INTERFACE



LVDS INTERFACE



5

4

3

2

1

D

D

C


C

B




B

A

A

 QUANTA COMPUTER		
Title	VGA-M82-S (PCIe)	
Size	Document Number FM9	Rev 3B
Date:	Tuesday, October 06, 2009	Sheet 23 of 66




Support the new imbedded diagnostics.




22	HDMI_TX2+	C21	0.1U	HDMI TX2+ R
22	HDMI_TX2-	C22	0.1U	HDMI TX2- R
22	HDMI_TX1+	C20	0.1U	HDMI TX1+ R
22	HDMI_TX1-	C19	0.1U	HDMI TX1- R
22	HDMI_TX0+	C23	0.1U	HDMI TX0+ R
22	HDMI_TX0-	C24	0.1U	HDMI TX0- R
22	HDMI_CLK+	C18	0.1U	HDMI CLK+ R
22	HDMI_CLK-	C17	0.1U	HDMI CLK- R

Shunt capacitors on LVDS for improving WWAN.

LCD B0-	C13	1	2	*3.3P NC	50	LCD B0+
LCD B1-	C5	1	2	*3.3P NC	50	LCD B1+
LCD B2-	C4	1	2	*3.3P NC	50	LCD B2+
LCD A0-	C3	1	2	*3.3P NC	50	LCD A0+
LCD A1-	C7	1	2	*3.3P NC	50	LCD A1+
LCD A2-	C2	1	2	*3.3P NC	50	LCD A2+



HDMI





QUANTA COMPUTER

File: LCD CONN & CK-SSCD

Size: Document Number: Rev 3B

Date: Tuesday, October 06, 2009 Sheet 24 of 66





Place close U23

MFIO Pin Assignment Table

MFIO	SD8	MS8	XD
00	WP	BS	D7
01	D1	-	D6
02	D0	D1	D5
03	D7	-	D4
04	D6	D5	D3
05	CLK	D0	D2
06	-	-	D1
07	D5	D4	D0
08	CMD	D2	WP#
09	D4	D6	WE#
10	D3	D3	ALE
11	D2	-	CLE
12	-	-	CE#
13	-	D7	RE#
14	-	CLK	R/B#

A

B

C

D

E

1

1

2


2

3




3

























4

4

 QUANTA COMPUTER		
Title: IEEE 1394		
Size: FM9	Document Number	Rev: 3B
Date: Tuesday, October 06, 2009		
Sheet: 27		of: 66

Express Card/CARD READER





VGA_IDENTIFY (BID0)

CHIPSET_ID1	BID1	USB_BACK_EN#	Park (for CFD and ARD)
0	0	0	SSI (X00)
0	0	1	PT (X01)
0	1	0	ST (X02)
0	1	1	QT (A00)
1	0	0	(A01)
1	0	1	

QUANTA COMPUTER

File: Ultra I/O Controller: ECE5028

Size: Document Number: Fm9


Date: Tuesday, October 06, 2009

Sheet: 29 of 66

Rev: 3B


For EC

8Mbit (1M Byte)




For PCH


32Mbit (4M Byte)



RTC BATTERY



iTPM ENABLE/DISABLE



TPM Function	R712
Enable	Mount
Disable	NC (Default)



Title Ultra I/O Controller ECE5028



Size Document Number FM9

Date: Tuesday, October 06, 2009


Sheet 30 of 66

Rev 3B





MiniCard WWAN connector




Place as close as possible to JSIM1 connector



MiniCard WLAN connector




External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.




Place one 150uF cap by each USB connector. Each channel is 1A



Side External USBX2


PN is old, Because New Part can't ready before SST build.



Please put those on the same side of MB PCB
USBx2 & ESATA COMBO

E-SATA Re-driver

Please put those on the same side of MB PCB




Note: Boost:5dB, Standard SATA:0dB

EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost






SERIAL PORT & USB






Place one 150uF cap by each USB connector.




Each channel is 1A





SATA Connector.




ODD Connector





3-axis Fall Sensor (HDD data protector)






KEYBOARD CONNECTOR





100P CAPS CLOSE TO JKB1






Touch Screen Module


- Note:
1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
 2. Maximum cable resistance on VCC, GND should be 150m ohm.
 3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.





Battery status.







Power button Cable















3VALW ON POWER LOGIC







1. Place C160 close to EMC1422
 2. Place C518 to be close to Q51
- Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C160, then C518 should be dummy









INTERNAL SPEAKER AMP




AZALIA (HD) CODEC





EAPD#	NB_MUTE#	TEST_WOOFER_EN	AUD_SPK_ENABLE#	SUB_MUTE#
0	0	0	H	L
0	0	1	H	L
0	1	0	H	L
0	1	1	H	L
1	0	0	H	L
1	0	1	H (Disable SPK)	H (Test Woofer)
1	1	0	L (Test SPK)	L (Disable Woofer)
1	1	1	L	H



Headphone Jack Stereo MIC Jack






Array Microphone & Camera







INTERNAL SUBWOOFER AMP

SYNC	Condition
VDD	Spread-spectrum mode with FS = 1200kHz ±70kHz.
GND	Fixed-frequency mode with FS = 1100kHz.
FLOAT	Fixed-frequency mode with FS = 1500kHz.
Clocked	Fixed-frequency mode with FS = external clock frequency.





GAIN1	GAIN2	GAIN
0	0	24dB
0	1	18dB
1	0	12dB
1	1	6dB









Toolbox
 Datasheet (V1.4) P5:
 Used to isolate the RTL8111DL from the PCI-Bus. RTL8111DL will not drive its PCI-B outputs (excluding LANNAKEB) and will not sample its PCI-B input as long as the isolate pin is asserted. Realtek feedback: 需加3.3V_SUS 要拉高 for WOL support



LAYOUT NOTE:
 CAP CLOSE TO TRANSFORMER
 one cap for each pin
 Reserved for EMI.





1

2

3

4

5

A

A

B


B

C

C

D

D

 QUANTA COMPUTER		
Title Battery Selector		
Size	Document Number FM9	Rev 3B
Date:	Tuesday, October 06, 2009	Sheet 43 of 66


1

2


3

4

5





+1.8V_RUN_GFX for VGA 1.8V
+1.8V_RUN for CPU and PCH 1.8V



Continuous current : 13A
Rds(on) : 18mohm

Continuous current : 13A
Rds(on) : 18mohm





+3.3V_ALW
 Control IC: TPS51427A
 H/S MOSFET: FDS6298 (Fairchild), Qg=14nC, Rds(on)=12mohm, PD:3W
 L/S MOSFET: FDS6676AS (Fairchild), Qg=35nC, Rds(on)=7.25mohm, PD:2.5W
 Inductor: 1.5U20*17.1A (FDVE1040-H-1R5M=P3) (TOKO), DCR=4.6mohm
 Output Cap: 1*150U 6.3V(20%,BSR15,7343,H=1.9), ripple current 2700mA

+5V_ALW
 Fs=400K
 TDC : 5.83A
 Peak current : 8.33A
 OCP:10A

+3.3V_ALW
 Fs=300K
 TDC : 8.23A
 Peak : 11.77A
 OCP:14A

+5V_ALW
 Control IC: TPS51427A
 H/S MOSFET: FDS8884 (Fairchild), Qg=7nC, Rds(on)=30mohm, PD:2.5W
 L/S MOSFET: FDS6690AS (Fairchild), Qg=13nC, Rds(on)=15mohm, PD:2.5W
 Inductor: 3.3UH +-20% 12.3A FDVE1040-H-3R3M=P3 (TOKO), DCR=10.1mohm
 Output Cap: 1*150U 6.3V(20%,BSR15,7343,H=1.9), ripple current 2700mA

Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	400 kHz	200 kHz
Channel2 Fs	500 kHz	300 kHz	300 kHz

QUANTA COMPUTER


Title: 3.3V_ALW / 5V_ALW(TPS51427A)

Size: Document Number: Rev 3B

Date: Tuesday, October 06, 2009 Sheet 46 of 66

+0.75V_DDR_VTT
TDC : 0.7A

+1.5V_SUS
Fs=400K
TDC : 14.25A
Peak current : 20.37A
OCP:24.44A



+1.5V_SUS
Control IC: TPS51116REGR
H/S MOSFET: FDM59692 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
L/S MOSFET: FDM57670 (Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
Inductor: 0.56U +/-20% 21A (ETQP4LR56WFC) (Panasonic), DCR=1.6mohm
Output Cap: 1*220U 2.5V (20%, ESR15, 7343, H1.9), ripple current 2700mA
1*CAP CHIP330UF2.5V (20%, ESR15, 7343, H1.9), ripple current 2700mA

VDDQ and VTT discharge control


MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5V	VDDQSNS/2	DDR
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)




+1.05V_PCH
 Fs=300K
 TDC : 4.91A
 Peak current : 7.02A
 OCP:8.5A

Frequency setting

pin5 resistor	470kΩ	200kΩ	100kΩ	47kΩ
Frequency	300kHz	350kHz	390kHz	450kHz

+1.05V_PCH
 Control IC: TPS51218DSCR
 H/S MOSFET: FDS8884 (Fairchild), Qg=7nC, Rds(on)=30mohm, PD:2.5W
 L/S MOSFET: FDS6690AS (Fairchild), Qg=13nC, Rds(on)=15mohm, PD:2.5W
 Inductor: 1.5UH +-30% 10A SIL104R-1R5B (Delta), DCR=8.1mohm
 Output Cap: 1*330U 2.5V(20%,ESR15,7343,H1.9), ripple current 2700mA




+1.1V_VTT
 Fs=300K
 TDC : 12.64A
 Peak current: 18.06A
 OCP:21.67A

Frequency setting

pin5 resistor	470kΩ	200kΩ	100kΩ	47kΩ
Frequency	300kHz	350kHz	390kHz	450kHz

H_VTTVID1:
 High level 1.05V for Auburndale
 Low level 1.1V for Clarksfield

+1.1V_VTT
 Control IC: TPS51218DSCR
 H/S MOSFET: FDMS8692 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
 L/S MOSFET: FDMS7670 (Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
 Inductor: 0.56uH +/-20% 21A (ETQP4LR56WFC) (Panasonic), DCR=1.6mohm
 Output Cap: 2*330U 2V (+10/-35%,7343,ESR=9), ripple current 3000mA




GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	1.05V
HIGH	LOW	0.95V
HIGH	HIGH	0.9V

+VCC_GFX_CORE
 Control IC: MAX8792ETD+T
 H/S MOSFET: FDS6298 (Fairchild), Qg=14nC, Rds(on)=12mohm, PD:3W
 L/S MOSFET: FDMS7672 (Fairchild), Qg=19nC, Rds(on)=6.9mohm, PD:2.5W
 Inductor: 0.75UH +/-20% 14.5A FDVE0630-R75M=P3 (TOKO), DCR=6.2mohm
 Output Cap: 2*220U 2.5V (20%, ESR15, 7343, H1.9), ripple current 2700mA

+1.1V_GFX_PCIE
 TDC : 1.41A






$$V_{out} = 0.8 \left(1 + \frac{R1}{R2} \right) = 1.5V$$

+VCC_GFX_CORE
 Fs=300K
 TDC : 8.13A
 Peak current : 11.62A
 OCP:14A




+VCC_CORE
TDC:38A
Max current: 51A

File	CPU core (MAX17036)	
Size	Document Number	Rev
	F40	3B
Date:	Tuesday, October 06, 2009	Sheet 51 of 66





Reserve discharge path



QUANTA
COMPUTER


Title: RUN / SUS POWER SW

Size: FM9	Document Number: FM9	Rev: 3B
Date: Tuesday, October 06, 2009	Sheet: 52	of 66












Change Value per GG updated

EMI requirement on 0812





File		
DCIN,BATT CONNECTOR		
Size	Document Number	Rev
	FM9	3B
Date:	Tuesday, October 06, 2009	Sheet 53 of 66


FOR CPU use





Reserved for EMI.




			QUANTA COMPUTER
Title			EMI CAP
Size	Document Number	Rev	
	FM9	3B	
Date:	Tuesday, October 06, 2009	Sheet	55 of 66









FM9 Power Design Block Diagram 2009/02/25





It is for debug. request vandeer provide 200 pcs sample.

 QUANTA COMPUTER		Title	
		SMBUS BLOCK	
Size	Document Number	Rev	
	FM9	3B	
Date:	Tuesday, October 06, 2009	Sheet	60 of 66