

# KIUE0

## Schematics Document

# Mobile Penryn PGA with Intel Cantiga\_GM45+ICH9-M core logic

REV:1.0

Security Classification	Compal Secret Data		Title		<i>Compal Electronics, Ltd.</i>	
Issued Date	Deciphered Date		Title		<b>Cover Sheet</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev	1.0
			Custom	<b>KIUE0_LA-5191P</b>		
Date: Thursday, June 25, 2009			Sheet		1 of 43	

**Compal confidential**

Model Name : KIUE0  
File Name : LA-5191P

TP Lock,HDD,Battery Charging,Power LED on MB  
CAPS ,NUM Lock,BT,Wlan,NOVO,Power LED on Sub-Board

**Mobile Penryn**  
uPGA-478 CPU  
page 4, 5, 6

**Clock Gen.**  
SLG8SP556VTR  
ICS9LPRS387AKLFT  
page 16

**CRT Conn**  
page 18

**LCD Conn**  
page 17

**Intel Cantiga GMCH**  
GM45  
uFCBGA 1329  
page 7, 8, 9, 10, 11, 12, 13

**DDR3-SO-DIMM X2**  
BANK 0, 1, 2, 3  
page 14, 15  
UP TO 8G

DMI \*4 C-Link

**PCleMini Card 3G**  
USB port 3  
page 29  
**PCleMini Card Reserve**  
USB port 8  
page 29  
**PCleMini Card SSD**  
SATA port 1.5  
page 29  
**PCleMini Card WLAN**  
PCle port 3  
page 29

**Intel ICH9-M**  
mBGA-676  
page 19,20,21,22

**USB Right**  
USB port 0  
page 28  
**Int. Camera**  
USB port 2  
page 17  
**BT conn**  
USB port 6  
page 28  
**CardReader**  
USB port 7  
page 25  
**FP conn**  
USB port 9  
page 33  
**USB Conn**  
USB port 11  
page 28

**SIM Card**  
page 29

**Express Card**  
USB port 10  
page 29  
**Express Card**  
PCle port 4  
page 29  
**RTL8111DL Giga**  
PCle port 6  
page 24

**RJ45**  
page 24

**SATA port 0**  
5V 1.5GHz(150MB/s)  
**SATA HDD0**  
page 23  
**SATA port 4**  
5V 1.5GHz(150MB/s)  
**eSATA**  
page 23  
**USB Left**  
USB port 4  
page 23

**Audio Codec**  
ALC272-GR  
page 26

**Sub-Board List**

**Finger Printer/B**  
**Switch/B**  
**Power/B**  
**KB Light/B**

**EC**  
ENE KB926D3  
page 31  
**Int.KBD**  
page 32  
**Touch Pad**  
page 32  
**SPI ROM**  
page 30  
**G-SENSOR**  
page 28

**Int MIC Conn**  
**HP Conn**  
page 27  
**AMP-TPA6017**  
page 27  
**2-CH SPK**  
1.5W X 2

Security Classification	Compal Secret Data			Title		
Issued Date	2008/03/24	Deciphered Date	2008/04/	MB Block Diagram		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date	Wednesday, June 24, 2009	1.0
				Sheet	2	of 43

## Voltage Rails

Power Plane	Description	S1	S3	S5	G3
VIN	Adapter power supply (19V)	ON	ON	ON	OFF
B+	AC or battery power rail for power circuit.	ON	ON	ON	OFF
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF	OFF
+1.5V	1.8V power rail for DDR	ON	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON	OFF
VL	3.3V always on power rail	ON	ON	ON	ON
<del>+3V_SB</del>	<del>3.3V power rail for LAN</del>	<del>ON</del>	<del>ON</del>	<del>OFF</del>	<del>OFF</del>
+3V_LAN	3.3V power rail for LAN	ON	ON	OFF	OFF
<del>+3V_WI_LAN</del>	<del>3.3V power rail for LAN</del>	<del>ON</del>	<del>ON</del>	<del>OFF</del>	<del>OFF</del>
+3VS	3.3V switched power rail	ON	OFF	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON	OFF
<del>+5V</del>	<del>5V always on power rail</del>	<del>ON</del>	<del>ON</del>	<del>ON</del>	<del>ON</del>
<del>+5V_SB</del>	<del>5V power rail for SB</del>	<del>ON</del>	<del>ON</del>	<del>OFF</del>	<del>OFF</del>
+5VS	5V switched power rail	ON	OFF	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON	OFF
+RTCVCC	RTC power	ON	ON	ON	ON
<del>+GPU_CORE</del>	<del>Core voltage for VGA chip</del>	<del>ON</del>	<del>ON</del>	<del>OFF</del>	<del>OFF</del>
+1.8VS	1.8V power rail for NB	ON	OFF	OFF	OFF

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#		
Full ON	HIGH	HIGH	HIGH	HIGH		
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH		
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH		
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH		
S5 (Soft OFF)	LOW	LOW	LOW	LOW		
G3	LOW	LOW	LOW	LOW		

## BTO Option Table

Function	CRT	LAN	Finger printer	BLUE TOOTH	3G SIM slot	Mini card
description	(Q)	(C)	(F)	(B)	(3)	(D2)
explain						
BTO						

## External PCI Devices

### EC SM Bus1 address

### EC SM Bus2 address


Power	Device	Address	Power	Device	Address
+3VALW	EC KB926 D3		+3VALW	EC KB926 D3	
+3VALW	Smart Battery		+3VALW	CPU THM Sen	
			+3VALW	SMSC SMC1402	

## ICH9M SM Bus address

Power	Device	Address
+3V_SB	ICH9M	
	Clock Generator (SLG8SP556V)	
+3VS	DDR DIMM0	
+3VS	DDR DIMM1	
+3VS	Express	

Security Classification	Compal Secret Data		Title	
Issued Date	2008/03/24	Deciphered Date	2008/04/	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>MB Notes List</b>
				Size B
Date: Wednesday, June 24, 2009				Sheet 3 of 43






Trace Close CPU < 0.5'

Width=4 mil,  
Spacing: 15mil  
(55Ohm)

TRACE CLOSELY CPU < 0.5'  
COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)  
COMP1, COMP3 layout : Width 5mils and Space 25mils (55Ohms)


layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs



Layout note: Z0=55 ohm  
0.5" max for GTLREF.

Close to CPU pin AD26  
within 500mils.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0





Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Size B	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KIUE0_LA-5191P	
				Date:	Wednesday, June 24, 2009
				Sheet	5 of 43

Compal Electronics, Inc.

Penryn (2/3)





Rev 1.0



NEAR PIN B26  
20mils



The trace width/space/other is 18/7/25.

Layout Note:  
Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 50 mil spacing.  
Place PU and PD within 1 inch of CPU.  
Length matched to within 25 mils.



Mid Frequence Decoupling

Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
				Penryn (3/3)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				KIU00_LA-5191P	
				Date:	Wednesday, June 24, 2009
				Sheet	6 of 43






Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga GMCH(1/6)-GTL	
Size	Document Number	Rev		1.0	
Custom	KIUE0_LA-5191P				
Date:	Wednesday, June 24, 2009	Sheet	7	of 43	




# Strap Pin Table

CFG[2:0]	011 = FSB667 010 = FSB600 000 = FSB1067
CFG5 Internal pull-up	0 = DMI x 2 1 = DMI x 4 *(Default)
CFG6 Internal pull-up	0 = ITPM Host Interface is enabled can support disable by SW. 1 = ITPM Host Interface is Disabled *(Default)
CFG7 Internal pull-up	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel Management Engine Crypto TLS cipher suite with confidentiality *(Default)
CFG9 Internal pull-up	0 = Lane Reversal Enable 1 = Normal Operation *(Default)
CFG10 Internal pull-up	0 = PCIe Loopback Enable 1 = Disable*(Default)
CFG[13:12] Internal pull-up	01 = All Z Mode Enabled 00 = Reserved 10 = XOR Mode Enabled 11 = Normal Operation*(Default)
CFG16 Internal pull-up	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled *(Default)
CFG19 Internal pull-down	0 = Normal Operation *(Default) 1 = DMI Lane Reversal Enable *(Default)
CFG20 Internal pull-down (PCIe/SDVO select)	0 = Only PCIe or [SDVO/DP/HDMI] is operational. *(Default) 1 = PCIe/[SDVO/DP/HDMI] are operating simu.



- USB: RSVD1, RSVD2, RSVD3, RSVD4, RSVD5, RSVD6, RSVD7, RSVD8, RSVD9, RSVD10, RSVD11, RSVD12, RSVD13, RSVD14, RSVD15, RSVD16, RSVD17, RSVD20, RSVD22, RSVD23, RSVD24, RSVD25
- RSVD: RSVD15, RSVD16, RSVD17, RSVD20, RSVD22, RSVD23, RSVD24, RSVD25
- CLK: DPLL\_REF\_CLK#, DPLL\_REF\_SCLK#, DPLL\_REF\_SSCLK#, MCH\_CLKSEL0, MCH\_CLKSEL1, MCH\_CLKSEL2, MCH\_CFG\_5, MCH\_CFG\_6, MCH\_CFG\_7, MCH\_CFG\_9, MCH\_CFG\_10, MCH\_CFG\_12, MCH\_CFG\_13, MCH\_CFG\_16, MCH\_CFG\_19, MCH\_CFG\_20
- DMI: DMI\_RXN\_0, DMI\_RXN\_1, DMI\_RXN\_2, DMI\_RXN\_3, DMI\_RXP\_0, DMI\_RXP\_1, DMI\_RXP\_2, DMI\_RXP\_3, DMI\_TXN\_0, DMI\_TXN\_1, DMI\_TXN\_2, DMI\_TXN\_3, DMI\_TXP\_0, DMI\_TXP\_1, DMI\_TXP\_2, DMI\_TXP\_3
- GRAPHICS VID: GFX\_VID\_0, GFX\_VID\_1, GFX\_VID\_2, GFX\_VID\_3, GFX\_VID\_4, GFX\_VR\_EN
- ME: CL\_CLK, CL\_DATA, CL\_PWROK, CL\_RST#, CL\_VREF, DP\_DATA, SDVO\_SCLK, MCH\_CLKREQ#, MCH\_ICH\_SYNC#, HDA\_BCLK, HDA\_RST#, HDA\_SDI, HDA\_SDO, HDA\_SYNC
- MISC: SDVO\_CTRLDATA, DDPC\_CTRLDATA, SDVO\_CTRLCLK, CLKREQ#, ICH\_SYNC#
- HDA: HDA\_BCLK, HDA\_RST#, HDA\_SDI, HDA\_SDO, HDA\_SYNC



For DDR3 : 1.5V power rail  
For DDR2 : 1.8V power rail

For Crestline: 20ohm  
For Calero: 80.6ohm  
For Cantiga: 80.6ohm


SM\_DRAMRST# is only for DDR3.  
DDR2 left it No Connect

For independent Power Rail : connect to PWM CORE VID  
For Common Power Rail : left it No Connect

For AMT function

SDVO_CTRLDATA (Internal pull-down)	0 = SDVO interface disabled *(Default) 1 = SDVO interface enabled
DDPC_CTRLDATA (Internal pull-down)	0 = Digital display (iHDMI/DP) interface disabled (Default) 1 = Digital display (iHDMI/DP) interface enabled

Layout Note:  
V\_DDR\_MCH\_REF trace width and spacing is 20/20.  
CLOSE TO PIN.AV21



Notice: Please check HDA power rail to select HDA controller.

Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Title		Rev
Custom	KIUEO_LA-5191P	Cantiga(2/7)-DMI/DDR/STRP		1.0
Date:	Wednesday, June 24, 2009	Sheet	8	of 43






CANTIGA ES\_FCBGA1329



CANTIGA ES\_FCBGA1329

Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga GMCH (2/6)-DDRII	
Size	Document Number	Date		Rev	1.0
B	KIUE0_LA-5191P	Wednesday, June 24, 2009		Sheet	9 of 43




For Cantiga: 2.37kohm  
 For Crestline: 2.4kohm  
 For Calero: 1.5kohm

Note: All LVDS data signals/and it's compliments should be routed Differentially




change R74,R75 from 33ohm to 30ohm by checklist2.0 & CRB1.0 05/08/08



For Cantiga: 1.02kohm  
 For Crestline: 1.3kohm  
 For Calero: 255ohm


Place the resistor within 500mils (1.27mm) of the (G)MCH PEGCOMP trace width and spacing is 20/25 mils.





Please check Power source if want support IAMT

Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	Cantiga(3/6)-VGA/LVDS/TV
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	KIU00_LA-5191P		Rev
Date	Wednesday, June 24, 2009	Sheet	10	of	43





Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Crestline GMCH (S16)-VCC	
Size	Document Number	Date		Sheet	Rev
Custpm	KIUE0_LA-5191P	Wednesday, June 24, 2009		12	1.0
				of	43



VSS

VSS\_NCTF



VSS\_SCB

NC

Security Classification	Compal Secret Data	
Issued Date	2007/10/15	Deciphered Date
		2008/10/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


Title				<b>Compal Electronics, Inc.</b>	
Title				<b>Cantiga GMCH (6/6)-GND</b>	
Size	Document Number	Rev			
Custom	KJUE0_LA-5191P	1.0			
Date:	Wednesday, June 24, 2009	Sheet	13	of	43

- 9 DDR\_A\_DQS#[0..7]
- 9 DDR\_A\_DJ[0..63]
- 9 DDR\_A\_DM[0..7]
- 9 DDR\_A\_DQS#[0..7]
- 9 DDR\_A\_MA#[0..14]
- 9 DDR\_A\_BS[0..2]





**Layout Note:** Place these 4 Caps near Command and Control signals of JDDR1

**Layout Note:** Place near JDDR1



**Layout Note:** Place near VTT1&VTT2







**DDR3 SO-DIMM A  
REVERSE TYPE  
(5.2mm)**

Security Classification		Compal Secret Data		Title	
Issued Date	2007/09/29	Deciphered Date	2007/09/29	Compal Electronics, Inc.	
				<b>DDRIII-SODIMM SLOT1</b>	
Size	Document Number	Rev			
Customr	KIUE0_LA-5191P	1.0			
Date:	Wednesday, June 24, 2009	Sheet	14	of	49

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.










**DDR3 SO-DIMM B  
STANDARD TYPE  
(4.0 mm)**

Security Classification	Compal Secret Data		Title	
Issued Date	2007/09/29	Deciphered Date	2007/09/29	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
			<b>Compal Electronics, Inc.</b>	
			<b>DDR3II-SODIMM SLOT2</b>	
Size	Document Number	Rev		
	KIUE0_LA-5191P	1.0		
Date:	Wednesday, June 24, 2009	Sheet	15	of 43



FSC CLKSEL2	FSB CLKSEL1	FSA CLKSEL0	CPU MHz	SRC MHz	PCI MHz	REF MHz	DOT_96 MHz	USB MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1						
<b>Reserved</b>								







- CPU**
- NB**
- NB (96MHz)**
- NB\_SSC (100MHz)**
- MCH\_PEGPLL**
- NEWCARD**
- WLAN**
- LAN**
- ICH-DMIPICIE**
- ICH-SATA**

**SRC PORT LIST**

PORT	DEVICE
SRC0	MCH_DREFCLK
SRC2	MCH_3GPLL
SRC3	PCIE_EXP#
SRC4	
SRC6	
SRC7	PCIE_WLAN1
SRC8	
SRC9	PCIE_LAN
SRC10	PCIE_ICH
SRC11	PCIE_SATA

**REQ PORT LIST**

PORT	DEVICE
REQ_3#	PCIE_EXP#
REQ_4#	
REQ_6#	
REQ_7#	PCIE_WLAN1
REQ_9#	PCIE_LAN
REQ_10#	
REQ_11#	PCIE_SATA
REQ_A#	MCH_3GPLL




For ITP\_EN, 0 =SRC8/SRC8# (100MHz); 1 = ITP/ITP# (266MHz)  
 For PCI4\_SEL, 0 = Pin24/25 : DOT96 / DOT96#  
 Pin28/29 : LCDCLK / LCDCLK# (UMA)  
 1 = Pin24/25 : SRC\_0 / SRC\_0#  
 Pin28/29 : 27M/27M\_SS (DISCRETE)


place CAPs near Resistors of U10  
 For 3G RF noise .

Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Title		Rev
Custom	KIUE_LA-5191P	Clock Generator CK505		1.0
Date: Wednesday, June 24, 2009	Sheet	16	of	43



# LCD POWER CIRCUIT



# CMOS Camera POWER CIRCUIT








# COMBINE CABLE LEFT for LVDS/KB\_LI/CMOS LCD/PANEL BD. Conn.



Security Classification	Compal Secret Data			Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS & DVI Connector	
				Size B	Document Number
				Date:	Wednesday, June 24, 2009
				Sheet	17 of 43

# CRT Connector











## PIN ASSIGNMENT

D-SUB	FUNCTION
9	+CRT_VCC
1	RED
6	GND
2	GREEN
7, 5	GND
3	BLUE
8	GND
14	VSYNC
10	GND
13	HSYNC
11	SENSE
12	SM_DAT
15	SM_CLK
4	PIN4

Security Classification		Compal Secret Data	
Issued Date	2007/10/15	Deciphered Date	2008/10/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.		
Title <b>CRT &amp; TV-OUT Connector</b>		
Size	Document Number	Rev
Custom	KIUE0_LA-5191P	1.0
Date:	Wednesday, June 24, 2009	Sheet 18 of 43



A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*


Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*

Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ICH9M(1/4)-PCI Size Document Number KIUE0_LA-5191P Date: Wednesday, June 24, 2009
				Rev 1.0
				Sheet 19 of 43



HDD PORT0  
SSD PORT1

SSD PORT2




XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIE port config bit 1

SATA PORT LIST	
PORT	DEVICE
0	HDD
1	Mini-Card SSD PORT1
4	E-SATA
5	Mini-Card SSD PORT2









Security Classification	Compal Secret Data	
Issued Date	2007/10/15	Deciphered Date
		2008/10/15

Title		Compal Electronics, Inc.	
ICH9M(4/4)-POWER&GND <td colspan="2">Rev 1.0 </td>		Rev 1.0	
Size	Document Number	Date	
Custom	KIUE0_LA-5191P	Wednesday, June 24, 2009	
		1	22 of 43



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



### SATA HDD Conn.






### ESATA and USB Conn.




3/26 Remove ESD Diode ,by AndyYL



Security Classification	Compal Secret Data			Title		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD & ODD Connector		
Size B	Document Number	Date		Rev	Date	
	KIUE0_LA-5191P	Wednesday, June 24, 2009		1.0	Sheet 23 of 43	








EVT0324 delete pull +LAN\_DVDD12, it is useless part




EVT0324 Change to PMS for BOM cost and pwr saving



Warning: Remove R307 function, because of layout space not enough




LL3 MURAT\_BLM21AG601SN1D\_2P Current ONLY 200mA ,BUT +LAN\_CTRL12VDD MAX Icc12=289mA NEED DOUBLE CHECK!!!





Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RTL8111DL-GR_LQFP48_7X7
Size	Document Number	Rev	1.0	
C	KIUE0_LA-5191P	Rev	1.0	
Date: Wednesday, June 24, 2009	Sheet	24	of 43	

keep supply 3.3V to 3V3\_IN when S3




3V3\_IN and D3V3 both need to connect to 3.3V power source together








RTS5159: R313 = 0 Ohm  
RTS5158E :R313 = Open

SD\_DAT1 connect to RTS5159's pin23







Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RTS5159-VCC-GRT CARD READER
Size	C	Document Number	KTUE0_LA-5191P	Rev
				1.0
Date: Wednesday, June 24, 2008			Sheet	25 of 43





Pin Assignment	Location	Function
LINE-OUT (Pin35/36)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
LINE1 (Pin23/24)	External	NOT USE
MIC1 (Pin21/22)	External	Mic in
MONO-OUT (Pin37)	Internal	NOT USE
MIC2 (Pin16/17)	Internal	Internal Mic


MIC Sense  
 R516 place near pin13  
 Capless HP Sense  
 R517 place near pin34



GAIN0	GAIN1	
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




### Audio Jack




### Audio Jack MIC IN


### ESD PROTECT




### Headphone




### SPEAKER JACK



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	<b>AMP, Audio speaker CONN</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	1.0
Custom	<b>KIUE0_LA-5191P</b>			Date	Wednesday, June 24, 2009
				Sheet	27 of 43



**USB Conn**




**Wire USB**




3/26 Remove ESD Diode ,by AndyYL

5/14 Change to +5VALW for floating



# Mini-Express Card(Slot 3-WWAN 3G) 4.0 mm high



**3G Only With USB2.0 Interface**




2005/09/27 modified.  
Base on OPTION GTM351E Datasheet Rev0.1  
Vcc 3.3V +/- 8%  
Peak Icc 2750mA  
with max supply droop 50mA  
Average Icc 1000mA

## SSD Pin Table


Pin Number	SATA Assignment
11	
13	
17	
19	+B (port 1)
23	-B (port 1)
25	DA/DSS
30	-A (port 1)
31	Presence Detection
32	+A (port 1)
33	



Del SIM holder backup solution.




# Mini-Express Card(Slot 2-WIRELESS) 4.0 mm high



2005/09/27 modified.  
Base on OPTION GTM351E Datasheet Rev0.1  
Vcc 3.3V +/- 8%  
Peak Icc 2750mA  
with max supply droop 50mA  
Average Icc 1000mA




## New Card 34mm Socket (Left/TOP)

### Express Card Power Switch










# FOR EC 16M SPI ROM



EVT 3/26 Close EC Pin




INPUT		OUTPUT
A	B	Y
L	L	L
H	L	H
L	H	H
H	H	H




+5VLSAW	typ	max
470 ohm		
White LED (Vf)	2.8	3.15
current	4.6mA	3.9mA

+3.3 VALW	typ	max
243 ohm		
Amber LED (Vf)	1.9	2.4
current	5.7mA	3.7mA

Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>LED/EC SPI ROM</b>
Size	Document Number	Rev		1.0
B	<b>KIUE0_LA-5191P</b>			
Date:	Wednesday, June 24, 2009	Sheet	30	of 43







D3 version SA00001J580




Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	BIOS & EC I/O Port
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1.0
Customer	KIUE0_LA-5191P	Date		Wednesday, June 24, 2009
Sheet			31	of 43

### INT\_KBD Conn.



CONN PIN define need double check

### To TP/B Conn.




### EC DEBUG PORT


EVT0319

Delete this connector.  
It same as MiniPCIE Debug Card.

### FOR LPC SIO DEBUG PORT




ESD PROTECT  
CLOSE TO JTP1




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB /SW /LPC Debug Conn.	
Size	Document Number	Date		Rev	1.0
B	KIUE0_LA-5191P	Wednesday, June 24, 2009		Sheet	32 of 43


### Lid Switch





### Kill Switch




### ON/OFF switch




### FP Board Conn 4 pin




### Power Board Conn. 10 pin



### USER SWITCH Board Conn. 4 pin




Reverse for CABLE Pin define




Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio Jack & SW connector
Size	Custom	Document Number	KIU00_LA-5191P	
Date:	Wednesday, June 24, 2009	Sheet	33	of 43
				Rev 1.0





**+5VALW TO +5VS**



**+3VALW TO +3VS**




**+1.5V to +1.5VS**





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Document Number			Rev	1.0
Custom	KIUE0_LA-5191P			Date:	Wednesday, June 24, 2009
				Sheet	34 of 43

**DC030006J00**



Reverse for CABLE Pin define


Vin Detector		
High	17.944	17.470
Low	16.242	16.027
	15.808	





**RTC Battery**



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN & DETECTOR		
Size	Document Number			Rev	0.1	
Date:	Wednesday, June 24, 2009	Sheet	35	of	42	




PH1 under CPU bottom side :  
 CPU thermal protection at 92 degree C  
 Recovery at 56 degree C





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/12/20	Deciphered Date	2009/12/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number			Rev	
				0.1	
Date:	Wednesday, June 24, 2009	Sheet	36	of 42	





**CP Point Setting**  
 CP point=ladapter\*85%  
 65W adapter  
 $V_{acset}=3.3 \cdot (115K/(150K+115K))=1.432V$   
 $CP\ Point=(V_{acset}/V_{dacc}) \cdot (0.1/PR302)=2.89A$

Input OVP : 22.3V  
 ACIN detect : 17.26V  
 Fsw : 300KHz



CHGVADJ	Pre Cell
3.3V	4.35V
0V	4V


g1IREF	Current
2.842V	3.3A

"CHGVADJ" connect to EC DA pin


**LI-3S : 13.5V----BATT-OVP=1.5V**  
**BATT-OVP=0.1112\*BATT+**

Security Classification		Compal Secret Data	
Issued Date	2008/05/21	Deciphered Date	2009/05/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
<b>CHARGER</b>			
Size	Document Number	Rev 0.1	
Date:	Wednesday, June 24, 2009	Sheet	37 of 42



Security Classification	Compal Secret Data		Title	
Issued Date	2007/06/22	Deciphered Date	2008/06/22	3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		
Custom		0.1		
Date:	Wednesday, June 24, 2009	Sheet	38	of 42



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/11/12	Deciphered Date	2008/11/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5V / 0.9V / VCCP / 1.8V	
Date	Wednesday, June 24, 2009	Sheet	39	of	42



Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Change design	add bridge battery charge circuit		P.37	add PR215 and PR218 and change PR213 from 2K to 2.2K	2009.3.20	DVT
2	Change design	Change design		P.36	JDCIN turn off 180 degree	2009.3.20	DVT
3	Change design	Change design		P.37	change JBTT2 from lie to stand	2009.3.24	DVT
4	Change design	Change design		P.37	add PR219 and PC205	2009.3.25	DVT
5	Change design	Change design		P.39	change PR403 and PR405 from 0 to 2.2 ohm	2009.3.25	DVT
6	Change design	Change design		P.40	change PR503 and PR511 from 0 to 2.2 ohm	2009.3.25	DVT
7	Change design	Change design		P.41	change PR841 and PR846 from 0 to 2.2 ohm	2009.3.25	DVT
8	Change design	Change design		P.40	change PR514 from 15.4K to 12K ohm	2009.3.25	DVT
9	Change design	Change design		P.38	add PR339 PR340 PR341 and PC332	2009.5.5	PVT
10	Change design	Change design		P.41	change PR839 from 5.76K to 4.3K ohm	2009.5.15	PVT
11	Change design	Change design		P.40	change PR504 and PR513 from 422 to 300 ohm	2009.5.15	PVT
12	Change design	Change design		P.38	delect PR338	2009.6.18	Pre_MP
13	Change design	Modify bridge battery charge current		P.37	change PR213 from 2.2k to 9.09k and PR215 from 1.21k to 4.53k	2009.6.18	Pre_MP
14	Change design	Modify 1.5V output voltage		P.40	change PR507 from 21k to 22k	2009.6.18	Pre_MP
15	Change design	For bridge battery can work in S3		P.39	change PD402 from RLZ5.1B to RLZ4.3B	2009.6.18	Pre_MP
16							
17							
18							
19							
20							
21							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number <b>KIWAX LA-5081P</b> Date: Wednesday, June 24, 2009
			Rev	0.1
			Sheet	41 of 42

**EVT modify 20090319**

1. 03/19 P.17: Change EDID voltage to +3VS rail.
2. 03/19 P.23: HDD power +3VS +5VS add resistors for measure.
3. 03/19 P.24: LANREQB is low active. Don't need unnecessary circuit.
4. 03/19 P.24: Net LAN\_WAKE# is double pull-up. del RL2.
5. 03/19 P.24: +3V\_LAN add a resistor for measure.
6. 03/19 P.32: Del JP15. It same as MiniPCIE Debug Card.
7. 03/19 P.26: R322 add, R321 del. For HDA interface.
8. 03/19 P.33: Change Finger Printer from Egis to Upek. Power rail is +3VS of Upek.
9. 03/19 P.16: Avoid glitch of H\_STP\_PCI#, pull-up PCI\_STP# directly.
10. 03/19 P.29: For debug card issue. And add R378, R379, R295 100K.
11. 03/19 P.21: For Waveform add C60.
12. 03/19 P.26: For EMI R345.
13. 03/19 P.31: KB light change to pin38 GPIO1D.
14. 03/19 P.31: Add EC pin34 GPIO19 PWR\_ON\_LED to page.33 power board connector.
15. 03/19 P.31: Add EC pin85 GPIO4C G\_SELFTEST to page.28 G-sensor ST pin.
16. 03/19 P.33: Add C335 for Kill-switch.
17. 03/19 P.33: Change JPWR\_B conn Pin define

**EVT modify 20090320**

18. 03/20 P.6: C16 NC,for Pwr confirm
19. 03/20 P.28: Change JBT1 pin define for BT spec updated

**EVT modify 20090323**

20. 03/23 P.29: Change JEXPL ;JLVDS1; JTP1 Conn by ME

**EVT modify 20090324**

21. 03/24 P.17: Reverse GMCH DPST function
22. 03/24 P.29: Reverse MINI CARD SATA Lane
23. 03/24 P.29: Change Pin Define for SSD
24. 03/24 P.29: Reverse JPCIE1 PLT\_RST#

**EVT modify 20090325**

25. 03/25 P.4 : Add thermal protection Circuit by lenvono
26. 03/25 P.21 : S0 to G3 state ,abnormal shudown
27. 03/25 P.21 : Change New CARD PCI-E port 4 to Port 1 for powr saving
28. 03/25 P.33 : ADD EMI&ESD solution
29. 03/25 P.24 : Delete Mac ROM Circuit ,Because of layout space not enough
30. 03/25 P.24 : Change Q24 to PMOS From NMOS,to saving bom cost
31. 03/25 P.26 : modify PC-BEEP circuit aviod Signal and Pwr noise

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
				HW PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIUE0_LA-5191P
				Date:	Wednesday, June 24, 2009
				Sheet	42 of 43

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Detect Bridge Battery life	Can't detect Bridge battery	0.3	31	ADD R455	5/5	DVT
2	Esay rework for PORT 80	Not easy debug with system builded	0.3	29	CHANGE R378,R379 SIZE From 0402 to 0603 (NC)	5/13	DVT
3	BT Pwer MOS Floating	BT Pwr MOS Floating	0.3	28	NC R387, ADD R403	5/13	DVT
4	WWAN Noise Solution	Reserve C470	0.3		ADD C470 (NC)	5/13	DVT
5	Material LT	LIS34ALTR LT more than 4 months	0.3	28	CHANGE UG1 From LIS34ALTR to LIS244ALTR	5/13	DVT
6	DFB Design	COST DOWN	0.3	17	DELETE R167,R168,R287,R361	5/13	DVT
7	WWLAN LED	Reverse WWAN LED SWITCH	0.3	29	ADD Q38 (NC)	5/13	DVT
8	ICH_POK Glitch	Glitch will cause abnormal Power sequence	0.3	21	ADD D35,Q39 (NC),R456 (NC)	5/13	DVT
9	EMI Solution	EMI issue	0.3	17	ADD D36	5/13	DVT
10	Soft Start circuit	OCP	0.3	24	ADD R304,C325 (NC),C122	5/13	DVT
11	Debug use only		0.3	33	DELETE J3,J4,SW1,ADD R460 (NC),R461(NC)	5/13	DVT
12	BOM Option	Reserve R121	0.3	16	CHANGE R122 From 12 Ohm to 33 Ohm	5/16	DVT
13	BOM Option	ALC272-GR EOL	0.3	20	CHANGE SA00002CI00 to SA00002CI10	5/25	DVT
14	BOM Option	DELETE ROHM MATERIAL FROM 1st BOM	0.3		CHANGE SBX01240010 to SB00000AG00	5/25	DVT
15	BOM Modify		1.0	23	CHANGE R90 SIZE From 0603 to 0805, DELETE R335,R342,R416	6/23	PVT
16	Stepping to V1.0	Update LA5191PR10 to Stepping to V1.0	1.0	01	Update DAZ P/N to V1.0 and ADD Sub-Bard P/N LS5191/LS5192/LS5193/LS5194	6/23	PVT
17	Soft START Circuit	OCP for LAN	1.0	24	Change R304 from 0 Ohm to 10K Ohm , Delete C122	6/23	PVT
18	Mic Pull high change		1.0	26	Change R333 From 4.7K Ohm to 2.2K Ohm	6/23	PVT
19	AUDIO LINE OUT CAP	Remove Duplicated Cap	1.0	27	DELETE C404,C405	6/23	PVT
20	EMI SOLUTION	SPI CLK	1.0	30	Change R410 From 15 Ohm to KC FBMA-10-100505-101T 0402	6/23	PVT
21	Soft START Circuit	OCP for Bluetooth	1.0	28	ADD C404 (NC)	6/23	PVT
21	Soft START Circuit	OCP for CAMERA	1.0	17	ADD C416 (NC)	6/23	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
				HW PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIUEO_LA-5191P
				Date:	Thursday, June 25, 2009
				Sheet	43 of 43
				Rev	1.0