


SYSTEM PAGE REF.


UX31A2 SCHEMATIC Revision R2.0

BLOCK DIAGRAM

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
13	DDR3 TERMINATION
14	DDR3 ON-BOARD_A
15	DDR3 ON-BOARD_B
19	DDR3 CA_DQ VOLTAGE
20	PCH_SATA, IHDA, RTC, LPC
21	PCH_PCIE, CLK, SMB, PEG
22	PCH_FDI, DMI, SYS_PWR
23	PCH_DP, LVDS, CRT
24	PCH_PCI, NVRAM, USB
25	PCH_CPU, GPIO, MISC
26	PCH_POWER, GND
27	PCH_POWER, GND
28	PCH_SPI ROM, OTH
29	****
30	EC_IT8572_BGA
31	EC_KB_TP_TPM
32	RST_Reset Circuit
38	AUD_SPK-R-CONN
44	BUG_Debug
45	LCD_Panel_CMOS_DMIC
46	CRT_D-Sub
48	HDMI_type D
50	FAN_Fan & Sensor
51	MiniCard_SSD
53	MiniCard_Wlan & BT
56	LED_Indicator
57	DSG_Discharge
58	PW_PROTECT
60	DC_DC & BAT Conn.
63	B TO B CONN
65	ME_Conn & Skew Hole
68	USB3.0 FRESCO FL1009
69	USB3.0_One Port
70	EC_PWR_SW

80	PW_VCORE(RT8168B)
81	PW_SYSTEM(RT8239B)
82	PW_I/O_VCCP(TPS51317)
83	PW_I/O_DDR(RT8207M)
84	PW_+1.8VS(RT8015B)
87	PW_+0.8VS(RT8015B)
88	PW_CHARGER(BQ24725)
91	PW_LOAD SWITCH






CFG strapping information:

CFG[2]: PEG Static Lane Reversal (For the 16X)
 - 1: (Default) Normal Operation; Lane # definition matches socket pin map definition
 - 0: Lane Reversed

CFG[4]: Display Port Presence Strap
 - 1: (Default) Disable; No Physical Display Port attached to Embedded Display Port
 - 0: Enable; An external Display Port device is connected to the Embedded Display port

CFG[6:5]: PCIe Port Bifurcation Straps
 - 11: (Default) X16 - Device 1 functions 1 and 2 disable
 - 10: X8, X8 - Device 1 function 1 enabled; Function 2 disable
 - 01: Reserved - (Device 1 Function 1 disable ; Function 2 enable
 - 00: X8, X4 X4 - Device 1 function 1 and 2 enable




CFG[7]: Defer Training
 - 1: (Default) PEG Train immediately following xxRESETB de assertion
 - 0: PEG Wait for BIOS for training



VCCSA_SEL0	VCCSA_SEL1	VCCSA_SEL
L	L	0.9V
L	H	0.85V for ULV only
H	L	0.75V
H	H	0.65V


H_SNB_IVB#_PWRCTRL= LOW, VCCP=1.0V
H_SNB_IVB#_PWRCTRL= High/NC, VCCP=1.05V


此頁全放TOP side




Please mount J0701, R0701-R0705 and RNX0702 for debug on SR and ER


Place near J0701






		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: shihhsien_yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	8 of 99


Main Board

		Title : NB ****
ASUSTeK COMPUTER INC. NB1		Engineer: shihhsien_yang
Size	Project Name	Rev
Custom	UX31A2	R2.0
Date: Tuesday, March 27, 2012		Sheet 9 of 99


Main Board







		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet	10 of 99


Main Board

		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer: shihhsien_yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	11 of 99






Main Board

		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer: shihhsien_yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	12 of 99











check here














ER-001





ER-022










		Title : DDR3_TERMINATION_B	
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	16 of 30





		Title : DDR3_ON-BOARD B_L32	
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	17 of 99



		Title : DDR3_ON-BOARD B_H32	
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 18 of 99	


DDR3 Vref

Intel Document Number: 400755



PORT	STRAP	ENABLE PORT	DISABLE PORT
LVDS	L_DDC_DATA	Pull up to 3.3 (V) with 2.2k Ohm	NC
PORT B	SDVO_CTRLCLK		
PORT C	DDPC_CTRLCLK		
PORT D	DDPD_CTRLCLK		

DG P.105,168



PULL UP 2.2Kohm@CONNECTOR SIDE

Tacoma Pass (NVRAM) Disabling and termination guidelines (DG R0.7 p.322)
 If the Tacoma Pass interface is not used,
 the interface signals, including NV_RCOMP,
 can be left as No connects with few exceptions.
 VccpBAND, NV_ALE, NV_CLE

DMI & FDI Termination Voltage



NV_CLE	LOW : Set to Vss
	HIGH : Set to Vcc


ER-018



USB2.0		USB 3.0	
0	USB 3.0 Port	1	USB 3.0 Port
1	USB 2.0 Port (Debug)	2	USB 3.0 Port
2		3	
3		4	
4	Camera		
5	WiFi/ WiMax/ Blue Tooth		
6			
7			
8	Touch Panel		
9	Card Reader		
10			
11			
12			
13			




ER-031







U37 3/11 015

All Beads : 0603 !!



PCH ICC Description	
+VTT	4.68A
+1.5V5	0.147A
+1.8V5	0.19A
+3V5	0.355A
+3V5US	0.1A







PCH TDP is 3.9W

VCCACLK, VCCALPKEX, VCCAPLDR12, VCCAPDPLL, VCCAPLSATA can be left not connect in on-die vbe enable mode


AV0	AV1	AV2	AV3	AV4	AV5	AV6	AV7	AV8	AV9	AV10	AV11	AV12	AV13	AV14	AV15	AV16	AV17	AV18	AV19	AV20	AV21	AV22	AV23	AV24	AV25	AV26	AV27	AV28	AV29	AV30	AV31	AV32	AV33	AV34	AV35	AV36	AV37	AV38	AV39	AV40	AV41	AV42	AV43	AV44	AV45	AV46	AV47	AV48	AV49	AV50	AV51	AV52	AV53	AV54	AV55	AV56	AV57	AV58	AV59	AV60	AV61	AV62	AV63	AV64	AV65	AV66	AV67	AV68	AV69	AV70	AV71	AV72	AV73	AV74	AV75	AV76	AV77	AV78	AV79	AV80	AV81	AV82	AV83	AV84	AV85	AV86	AV87	AV88	AV89	AV90	AV91	AV92	AV93	AV94	AV95	AV96	AV97	AV98	AV99	AV100																																																																																																																																																																																																																																																	
VSS159	VSS160	VSS161	VSS162	VSS163	VSS164	VSS165	VSS166	VSS167	VSS168	VSS169	VSS170	VSS171	VSS172	VSS173	VSS174	VSS175	VSS176	VSS177	VSS178	VSS179	VSS180	VSS181	VSS182	VSS183	VSS184	VSS185	VSS186	VSS187	VSS188	VSS189	VSS190	VSS191	VSS192	VSS193	VSS194	VSS195	VSS196	VSS197	VSS198	VSS199	VSS200	VSS201	VSS202	VSS203	VSS204	VSS205	VSS206	VSS207	VSS208	VSS209	VSS210	VSS211	VSS212	VSS213	VSS214	VSS215	VSS216	VSS217	VSS218	VSS219	VSS220	VSS221	VSS222	VSS223	VSS224	VSS225	VSS226	VSS227	VSS228	VSS229	VSS230	VSS231	VSS232	VSS233	VSS234	VSS235	VSS236	VSS237	VSS238	VSS239	VSS240	VSS241	VSS242	VSS243	VSS244	VSS245	VSS246	VSS247	VSS248	VSS249	VSS250	VSS251	VSS252	VSS253	VSS254	VSS255	VSS256	VSS257	VSS258	VSS259	VSS260	VSS261	VSS262	VSS263	VSS264	VSS265	VSS266	VSS267	VSS268	VSS269	VSS270	VSS271	VSS272	VSS273	VSS274	VSS275	VSS276	VSS277	VSS278	VSS279	VSS280	VSS281	VSS282	VSS283	VSS284	VSS285	VSS286	VSS287	VSS288	VSS289	VSS290	VSS291	VSS292	VSS293	VSS294	VSS295	VSS296	VSS297	VSS298	VSS299	VSS300	VSS301	VSS302	VSS303	VSS304	VSS305	VSS306	VSS307	VSS308	VSS309	VSS310	VSS311	VSS312	VSS313	VSS314	VSS315	VSS316	VSS317	VSS318	VSS319	VSS320	VSS321	VSS322	VSS323	VSS324	VSS325	VSS326	VSS327	VSS328	VSS329	VSS330	VSS331	VSS332	VSS333	VSS334	VSS335	VSS336	VSS337	VSS338	VSS339	VSS340	VSS341	VSS342	VSS343	VSS344	VSS345	VSS346	VSS347	VSS348	VSS349	VSS350	VSS351	VSS352	VSS353	VSS354	VSS355	VSS356	VSS357	VSS358	VSS359	VSS360	VSS361	VSS362	VSS363	VSS364	VSS365	VSS366	VSS367	VSS368	VSS369	VSS370	VSS371	VSS372	VSS373	VSS374	VSS375	VSS376	VSS377	VSS378	VSS379	VSS380	VSS381	VSS382	VSS383	VSS384	VSS385	VSS386	VSS387	VSS388	VSS389	VSS390	VSS391	VSS392	VSS393	VSS394	VSS395	VSS396	VSS397	VSS398	VSS399	VSS400	VSS401	VSS402	VSS403	VSS404	VSS405	VSS406	VSS407	VSS408	VSS409	VSS410	VSS411	VSS412	VSS413	VSS414	VSS415	VSS416	VSS417	VSS418	VSS419	VSS420	VSS421	VSS422	VSS423	VSS424	VSS425	VSS426	VSS427	VSS428	VSS429	VSS430	VSS431	VSS432	VSS433	VSS434	VSS435	VSS436	VSS437	VSS438	VSS439	VSS440	VSS441	VSS442	VSS443	VSS444	VSS445	VSS446	VSS447	VSS448	VSS449	VSS450	VSS451	VSS452	VSS453	VSS454	VSS455	VSS456	VSS457	VSS458	VSS459	VSS460	VSS461	VSS462	VSS463	VSS464	VSS465	VSS466	VSS467	VSS468	VSS469	VSS470	VSS471	VSS472	VSS473	VSS474	VSS475	VSS476	VSS477	VSS478	VSS479	VSS480	VSS481	VSS482	VSS483	VSS484	VSS485	VSS486	VSS487	VSS488	VSS489	VSS490	VSS491	VSS492	VSS493	VSS494	VSS495	VSS496	VSS497	VSS498	VSS499	VSS500



PCH SPI ROM



05/12 delete +3VA


Remove SPI FLASH TOOL CON




ER-016


ER-025







		Title : CLK_IC9LR3161	
ASUSTek COMPUTER INC. NBS		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 24 of 30	

Thermal Policy




battery embedded (press pwr_sw 10sec, then reset ec)







		Title : LAN***	
ASUSTek COMPUTER INC. NBS		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 33 of 99	




		Title : LAN***	
ASUSTek COMPUTER INC. NBS		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	34 of 99





		Title : ****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	35 of 99





<Variant Name>

		Title : AUD-****
ASUSTek COMPUTER INC		Engineer: shihhsien_yang
Size	Project Name	Rev
Custom	UX31A2	R2.0
Date: Tuesday, March 27, 2012		Sheet 36 of 99




		Title : AUD-****	
ASUSTek COMPUTER INC		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
Custom	UX31A2	R12.0	
Date:	Tuesday, March 27, 2012	Sheet	37 of 99



<Variant Name>

ASUS		Title :AUD SPK-R CONN	
ASUSTeK COMPUTER INC		Engineer: shihhsien_yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	38 of 99



		Title : AUD-****	
ASUSTek COMPUTER INC. NBS		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 39 of 99	

5	4	3	2	1
5	4	3	2	1

D

D

C


C


B

B


A


A


		Title : CB-****
ASUSTeK COMPUTER INC. NB6		Engineer: <i>shihhsien_yang</i>
Size A	Project Name UX31A2	Rev R2.0
Date: Tuesday, March 27, 2012		Sheet 40 of 99




		Title : CB-****	
ASUSTek COMPUTER INC. N66		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	41 of 98



-Variant Name-		
		Title :CB-****
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang
Size C	Project Name UX31A2	Rev R2.0
Date: Tuesday, March 27, 2012		Sheet 42 of 99













<Variant Name>

		Title :CB-****	
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 43 of 99	



LPC Debug Port

PR-013











ER-030



ER-004







UX31EP 004 12/21




Close to CONNECTOR

Near CON J4801


ER-022



Main Board

		Title : TV	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>49</i> of <i>99</i>	

CPU Thermal Sensor





Route CPU_THRM_DA , CPU_THRM_DC and on the same layer

-----OTHER SIGNALS
10 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
10 mils
-----OTHER SIGNALS

Avoid FSB,Power

DC FAN Control






ER-026

PCH Tx to SSD Rx






PCH Rx to SSD Tx

ER-034



ER-022

ASUS		Title : MiniCard_SSD	
ASUSTeK COMPUTER INC. NB4		Engineer: shihhsien_yang	
Size B	Project Name UX31A2	Rev R2.0	
Date: Friday, May 18, 2012		Sheet	51 of 99




ER-022


Main Board

		Title : SIO *****	
ASUSTek COMPUTER INC. N84		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	55 of 99


CAPS_LOCK LED



For Charge LED
Close J6001




WireLess/BT LED




WirelessLAN & Bluetooth Status LED

PWR LED




ER-017





PR-003

LID SW (no TouchPanel)





LID SW (for TouchPanel)






4/20 Stuff R5710 and R5711







Main Board

		Title : DJ_****	
ASUSTek COMPUTER INC. NEM		Engineer: shihhsien_yang	
Size C	Project Name UX31A2	Rev R2.0	Date: Tuesday, March 27, 2012
		Sheet	59 of 99


ER-015



Battery Connector






		Title : BT	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	61 of 99

Main Board


		Title :	
ASUSTeK COMPUTER INC. NEM		Engineer: shihhsien yang	
Size	Project Name	Rev	
C	UX31A2	R12.0	
Date: Tuesday, March 27, 2012		Sheet	62 of 99




ER-031




ER-022




PR-011




ER-035




Main Board

		Title : TUN_TV Tuner	
ASUSTeK COMPUTER INC. NBM		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R12.0	
Date: Tuesday, March 27, 2012		Sheet	64 of 99


CPU Bracket




UX31A WLAN NUT





PCH NUT




SSD NUT




Screw hole



Bottom Pad




EMI Shrapnel



ER-002

Main Board

		Title : ESA_ESATA	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 66 of 99	




		Title :PCH_XDP, ONFI	
ASUSTek COMPUTER INC. NEM		Engineer: <i>hhsien_yang</i>	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	67 of 99

ER-013




		Title : ****	
ASUSTek COMPUTER INC. NBS		Engineer: Susi_Hong	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 08 of 09	

USB2.0 EMI-Protection & ESD-Protection



ER-030


USB3.0 EMI-Protection



ER-013


USB3.0 ESD-Protection

1st : 07G028076030
ESD PROTECTION AZ1045-04F
2nd : 07G028153010
ESD PROTECTION IP4284CZ10-TB




USB30 CONN

USB30 CONN
UX21 CON 12013-00011600




USB Charger




ER-013

Charger_pwr_control & DC mode low voltage control




ER-032

VBUS_discharger




ER-019


USB_SW VBUS Control Circuit



Using TI IC, then the iphone4S can't charger in S4&S3 mode.

Place close to EC







		Title : VGA_****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>71</i> of <i>80</i>	




		Title : VGA	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>72</i> of <i>80</i>	




		Title : VGA	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 73 of 80	




		Title : VGA ****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>74</i> of <i>80</i>	




		Title : VGA ****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 75 of 99	




		Title : VGA_****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 76 of 80	




		Title : VGA ****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	Date: <i>Tuesday, March 27, 2012</i>
		Sheet	77 of 80




		Title : VGA ****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>78</i> of <i>80</i>	



		Title : VGA_****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 76 of 80	






請 check 整份線路 +12VSUS total 並聯對地電阻不得小於10KOhm

Battery Mode

	S0	S3	DS3	S5	S5 with AI charger
5VSUS_ON	1	1	1	0	1
3VSUS_ON	1	1	0	0	0
SUSC_EC#	1	1	0	0	0
SUSB_EC#	1	0	0	0	0
1.5V_ON	1	1	1	0	0


Adaptor Mode

	S0	S3	DS3	S5	S5 with AI charger
5VSUS_ON	1	1	1	1	1
3VSUS_ON	1	1	0	1	1
SUSC_EC#	1	1	0	0	0
SUSB_EC#	1	0	0	0	0
1.5V_ON	1	1	1	0	0



ASUS Title : +3VSUS/+5VSUS
 ASUSTeK COMPUTER INC. NB Engineer: shihhsien yang
 Size | Project Name
 Custom | UX31A2
 Date: Tuesday, March 27, 2012 Sheet 81 of 97

+VTT_CPU & +VTT_PCH & +1.05VS POWER SUPPLY






<Variant Name>

ASUS		Title : +1.05VS
ASUSTeK COMPUTER INC. NB		Engineer: <i>shihhsien yang</i>
Size Custom	Project Name UX31A2	Rev R2.0
Date: Tuesday, March 27, 2012		Sheet 82 of 99

S3 And S5 Truth Table

State	S3	S5	VDDQ
S0	1	1	On
S3	0	1	On
S4/S5	0	0	On

State	VITREF	VTT
S0	On	On
S3	On	Off (Hi-Z)
S4/S5	Off (Discharge)	Off (Discharge)



5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : POWER_I/O_NVDD
ASUSTeK COMPUTER INC. NB1		Engineer: shihhsien_yang
Size Custom	Project Name UX31A2	Rev R2.0
Date: Tuesday, March 27, 2012		Sheet 85 of 99


5

4


3

2


1



<Variant Name>

		Title : POWER_VGFX_CORE	
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang	
Size	Project Name		Rev
Custom	UX31A2		R2.0
Date: Tuesday, March 27, 2012		Sheet	88 of 99

+0.8VS POWER SUPPLY



Chief River
 PR8712=300K
 PR8720=4.99K

VCCSA_SEL0	VCCSA_SEL1	+0.8VS(VCCSA)
L	L	0.9V
L	H	0.8V
H	L	0.775V(0.8V)
H	H	0.75V(0.8V)


Huron River
 PR8712=16K
 PR8720=13K

VCCSA_SEL0	VCCSA_SEL1	+0.8VS(VCCSA)
L	L	0.9V
L	H	0.85V
H	L	0.9V
H	H	0.85V


OCP=4A
 I_{max}=3A

- PT8719 TPC28T
- +0.8VS 1
- PT8714 TPC28T
- GND 1
- PT8716 TPC28T
- GND 1
- PT8720 TPC28T
- GND 1
- PT8717 TPC28T
- +0.8VS 1
- PT8715 TPC28T
- GND 1
- PT8718 TPC28T
- +0.8VS 1

ASUS		Title : +0.8VS	
ASUSTeK COMPUTER INC.		Engineer: <i>shihhsien yang</i>	
Size	Project Name	Rev	
Custom	<i>UX31A2</i>	R2.0	
Date: Tuesday, March 27, 2012		Sheet	87 of 99



I limit : 4.1A



30 ADAPTOR_SENSE

PR8816	100KOhm
PR8828	14KOhm

PR8828 SET
40W: 0V => 0 OHM
45W: 0.4V => 14k
50W: 0.8V => 31.6k
65W: 1.2V => 56k
75W: 1.6V => 93.1k
90W: 2.0V => 150k
120W: 2.4V => 270k
150W: 2.8V => 560k
180W: 3.3V => @

PR8816 & PR8828 Close to U3001(EC) 2011_09_05
please check page 30,
there is no resistors connect to GPI7 pin




		Title : PW ****	
ASUSTek COMPUTER INC. NB1		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 01 of 01	



請遠離熱源！

	PR9005	PR9010	PR9011	PQ9107
UX series 2S BAT	62k	@	@	@
Other series 3S/4S BAT	75k	150k	100k	UM6K1N



VGA_Alert (GPIO9) pull low GPU 降 1/4 頻
dGPU_PD pull low (GPIO12) GPU 降最低頻







SUSB#_PWR POWER



PSL9101 請擺在 PQ9102 旁邊




SUSC#_PWR POWER




<Variant Name>

ASUS Title : Load Switch
 ASUSTeK COMPUTER INC. NB Engineer: shihhsien yang


Size	Project Name	Rev
Custom	UX31A2	R2.0
Date: Tuesday, March 27, 2012	Sheet 91 of 98	





[U36SD] R1.1

1. Change source of PQ9102 and PQ9104 from +5VSUS to +5VSYST p91
2. transform pin1,4,7,10 trace to +1.7v_lan p34
3. WLAN clk_req1 follow u36jc pull low p21
4. ALC269 pin9 trace to +3vsus for leakage current p36
5. EC PIN3 is NC p30
6. Add ESD protect part for HDMI p48
7. Add capacitance for EMI request on H_CPUPWRGD p25
8. Change C3404 trace from GND_LAN to GND p34
9. Follow U36JC CRT solution p46

		Title : System History	
ASUSTek COMPUTER INC. NB		Engineer:	
Size C	Project Name UX31A2	Rev	
Date: London, March 27, 2012		Sheet	05 of 09

[M61JA] R1.0 => R1.1

1. Follow E.E RC delay
+5v R9107 100K change to 68K
+3v R9106 200K change to 121K
+1.5v R8306 49.9K change to 68K
+5VS R9104 200K change to 68K
+3VS R9103 200K change to 121K
+1.8VS R8401 33.2K change to 121K
+1.5VS R9102 470K change to 390K
+1.05VS R8252 39K change to 200K
+0.75VS R8312 0 change to 2.49K C8310 0.1U change to 2.2U
- 2.VR_VID0~2 pull high 1K VR_VID6 pull low 1K.
- 3.U8401 RT8015A change to RT8015B
- 4.Reserve GVR_VID0~VID6 pull high and low resistor R8627~R8633
- 5.Reserve R8517~R5720 pull high & pull low resistor for MCP_CORE_VID
- 6.page86 component option change to ARD (CFD no stuff)
- 7.R8004 option change to CFD & R8049 change to ARD(For IMON)
- 8.Change RN8801A RN8801B(layout request)
- 9.R8517 R8519 change to stuff
- 10.R8406 13K change to 12K
- 11.CE8005 no stuff , CE8007 stuff
- 12.C8403 C8406 size 0603 change to 0805
- 13.R8213 R8305 ohm change to 2.2 ohm
- 14.R8621~R8633 stuff 1K ohm
- 15.R8512 change form 200K to 33K ohm
- 16.VTT_PCH component option change to CFD
- 17.Delete U8502 & GPU_PWRON signal change to GPU_PWRON_1.8VSG_&_3.3VSG
- 18.L8601 1uH => 0.56uH , C8608 0.01uF/50 => 0.01uF/16V , R8621 43K => 36K , C8617 =>0.1uF/16V 1uF/10V ,
C8607 68pF/50V => 33pF/50V , R8625 10K => 18.7K , R8613 3.6K => 4.02K
- 19.R8057 change form 10K to 2.05K
- 20.Add Q8007 & Q8008 form thermal issue

		Title : System History	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size Custom	Project Name UX31A2	Rev	
Date: Tuesday, March 27, 2012		Sheet	96 of 99

ER

001 Page 13 & 14 : add +0.75VS de-coupling capacitors for channel B by samsung simulation recommend , and add +1.5V de-coupling capacitors around U1404 by samsung simulation recommend

002 Page 65 : remove U6511-14, U6516

003 Page 31 : change J5101 to 12G183000403 and add PWR_SW ~ PWR_LED function on Keyboard

004 Page 46 : change J4601 to 12019-00020000

005 Page 48 : change J4801 to 12022-00013700

006 Page 70 : remove SW7001

007 Page 69 : change J6901 to 12013-00011600

008 Page 53 : change J5303 to 12003-00020700

009 Page 30 : swap EC GPE0 and GPH4 for EC request

010 Page 30 : +3VA_ON pull low

011 Page 30 : add R3005 for without Light sensor system

012 Page 30 : unmount R3084, mount R3083 for S4/S5 EC power down

013 Page 21, 68, 69 : remove about FL1009 circuit

014 Page 06 : modify R0617, R0618 to 1K follow intel DG

015 Page 60 : change J6001 to 12014-00101000 for MP

016 Page 28 : change U2801 to 05006-00010300 (64M)

017 Page 56 : add R5640 for PWR_LED current limit

018 Page 24, 25 : change (H_SMB_I2C#) AV10 to AV1 for following VC circuit.

019 Page 69 : add +5V_USB2 discharge for AI-charger function fail on iPhone 4S

020 Page 56 : Change R5604 size from 0201 to 0402

021 Page 23 : Reserve 5pF cap. of RGB signals for EMI suggestion.

022 Page 45 : Reserved 8pF cap. to +3VS_LCD & +3VSUS for RF suggestion.

Page 45 : Reserved 5pF cap. to G & D sides of Q4501 for RF suggestion.

Page 45 : Reserved 5pF cap. to G & D sides of Q4501 for RF suggestion.

Page 45 : Reserved 0.1uF cap. to AC_BAT_SYS_INV_CON for RF suggestion.

Page 45 : Changed R4503 to L4514 for RF suggestion.

Page 45 : Colay USB_PP2 0 ohm & choke for RF suggestion.

Page 13 : Add cap. to +1.5V for RF suggestion.

Page 14 : Add cap. to +1.5V for RF suggestion.

Page 15 : Add cap. to +1.5V for RF suggestion.

Page 48 : Colay HDMI ohm & choke for RF suggestion.

Page 50 : Reserved cap. to SMI1_CLK_3 for RF suggestion.

Page 51 : Reserved cap. to +3VS for RF suggestion.

Page 53 : Reserved cap. to +3VAUX_WLAN for RF suggestion.

Page 70 : Reserved cap. to pin 4 of Q7003 for RF suggestion.

Page 70 : Reserved cap. to pin 4 of Q7003 for RF suggestion.

Page 63 : Reserved cap. to +3V for RF suggestion.

Page 63 : Reserved cap. to net of for RF suggestion.

023 Page 20 : Reserved R2009 for RMC battery change type.

024 Page 26 : Deleting R2606 for DDR3L power change path.

Page 53 : Deleting R5302 for DDR3L power change path.

025 Page 28 : Add cap. to pin 5-8 of SPT_ROM for RF suggestion.

026 Page 20 & 51 : Add SMTA_TX1 net to SSD for SSD support RAID

027 Page 56 : Change R5609 and reserve C5624 for DC jack change size.

028 Page 26 : Change resistor value of R2630 to 511K ohm and change size from 0201 to 0402 for reducing power consumption.

Page 70 : Change resistor value of R7004 ~ R7005 to 200K ohm for reducing power consumption.

Page 56 : Change resistor value of R5602 to 2K ohm for reducing power consumption.

029 Page 25 : Change R2529 ~ R2530 ~ R2531 for following sedding schematic design.

030 Page 46 : Change C4602 ~ C4604 ~ C4606 cap. value to 10pF and L4601 ~ L4602 ~ L4603 for EMI suggestion & EA measure pass.

Page 24 : Change R2428 resistor value to 39 ohm for EA measure pass.

Page 69 : Delete RN6916 and add L6901 for EMI suggestion.

031 Page 24 & 45 & 63 : Change USB port2 & port3 to port 8 & port 9 for BIOS suggestion.

032 Page 69 : Add R6905 & C6901 for USB problem.

033 Page 27 : Change power plane of VCD5VSW_3 for supporting hybrid sleep mode.

034 Page 51 : Add JP5101 for measurement.

035 Page 63 : Add 0.1uF cap. to +3VS & +5V for RF suggestion.

036 Page 45 : Reserve 0.1uF cap. to BUF_PL1_RST# & TPanel_INT#_C for EMI suggestion.

Page 31 : Reserve 0.1uF cap. to TP_DAT & TP_CLK for EMI suggestion.

Page 45 : Add L4518 to +3VS_LCD for EMI suggestion.

037 Page 14 & 15 : Change C1416 & C1501 cap. value from 8pF to 0.1uF for RF suggestion.

PWR modify

Page 88 : Updating CHG_IC to BQ24725A

Page 88 : Add shut down sche.

Page 90 : Add HW_throttle sche.

Page 90 : Add PR8107 for WLAN noise.

Page 83 : Delete PCE8301 for WLAN noise.

Page 83 : Change PL8300 to 2.2uH for WLAN noise.

Page 83 : Add PC8326 ~ PC8327 for RF suggestion.

Page 83 : Add PR821 to 330k

Page 83 : Change PR8314 to 9.53k

Page 60 & 90 : Change BOM

Page 81 & 90 : Change BOM & sche. for power design ip sche change.

Page 81 & 90 : Change BOM PCE8101 to 220uF, and FR9005 to 49.9k ohm

ER

001 Page 03 : Change U0303 to 06G004753010 for CR sche.

002 Page 44 : Change JDBUG1 to 12G18340120R

003 Page 56 : Add a new lid sw for touchpanel using. (Panel PCB length change)

004 Page 30 : Reserved 0.1uF to light_sensor.

005 Page 31 : Change 6 pin to 8 pin for TP changing.

006 Page 21 : Change SMBus and INT for TP using.

007 Page 45 : Change Touch Panel pin define.

008 Page 56 : Change control method of charger led.

009 Page 31 : Add C3114 for RF suggestion.

010 Page 31 : Add and reserve the old 6 pins con and delete +5VS_TP.

011 Page 63 : Add 8pF cap. to +5VS for RF suggestion.

012 Page 53 : Add R5306 and Pull high to +3VSUS for intel smart card function using.

013 Page 44 : Change pin define for footprint vs datasheet aren't the same.

014 Page 45 : Add C4570 ~ C4501 ~ C4504 Cap. for RF suggestion.

PWR modify

Page 81 : Add PC8131, PC8132

Page 83 : Add PC8317 / P8316 / PR8305 / PC8305

Page 83 : Change PR8314->12k

Page 88 : Update Adaptor voltage table


Page 84 : Change PL8400 BOM

Page 87 : Change PL8700 BOM

Page 83 : PR8304 & PR8305 pull high to +3VA_EC


Page 88 : PR8810 & PR8817 change 10ohm/0603 to 0ohm/0603.

Page 88 : PR8838 change 95.3kohm/0402 to 100kohm/0402.



Power On Sequence
1 → 30

M52J Power-On Sequence Timing Diagram Rev.0.31



UX31A R2.0 SKU table

BOM	CPU	Memory	TPM	SSD	PANEL
Option	/CPU	/MEM	/TPM		
60-NIOMB160*-B0*	I7-3517U	Elpida 4G DDR3LRS-1600	/TPM	A-DATA/XM11-256GB-V2	CMO/N133HSE-EA1
60-NIOMB160*-A0*	I7-3517U	Elpida 4G DDR3LRS-1600	N/A		
60-NIOMB1A0*-B0*	I5-3317U	Elpida 4G DDR3LRS-1600	/TPM		
60-NIOMB180*-B0*	I5-3317U	Elpida 4G DDR3LRS-1600	N/A	A-DATA/XM11-128GB-V2	CMO/N133HSE-EA1
60-NIOMB180*-A0*	I7-3667U	Micron 4G DDR3LRS-1600	/TPM		
60-NIOMB1D0*-A0*	I7-3517U	Elpida 4G DDR3-1600	N/A	SANDBISK/SDSA5JK-128G	CPT/CLAA133UA03 CW

1. CPU:

INT I7-3667U 2G/4M : 01001-00173400 (MP)
 INT I7-3517U 1.9G/4M : 01001-00172300 (MP)
 INT I5-3317U 1.7G/3M : 01001-00172400 (MP)

2. PCH:

INT PANTHERPOINT HM76 : 02001-00051100 (MP)

3. MEM: Differential memory DIMM & Vendor have the differential DIMM_SEL[2:0] defined on board memory.

Elpida 4G DDR3LRS 1600 256M*16 : 03006-00051300
 Elpida 4G DDR3 1600 256M*16 : 03006-00050800
 Micron 4G DDR3LRS 1600 256M*16 : 03006-00051100

DDR3L_1600	Micron			ELPIDA
DIMM_SEL0	L			R
DIMM_SEL1	L			R
DIMM_SEL2	R			R

DDR3_1600		HYUNDA	ELPIDA
DIMM_SEL0		R	L
DIMM_SEL1		L	R
DIMM_SEL2		R	R

www.s-manuals.com