



TERESA Block Diagram





6 H_A#[16..3]
 6 H_REQ#[4..0]
 6 H_A#[31..17]



(070122)Change CPU Socket into PN=12G011204796

68 ± 5% pull-up to Vcc1_05
 If PROCHOT# is not used, then it must be terminated with a 56 pull-up resistor to VCCP.
 If PROCHOT# is routed between CPU, IMVP and MCH, pull-up resistor has to be 75 Ohm ± 5%



Layout Note:
 Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".
 Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".
 Comp3:0) at least 25 mils away from any other toggling signal.
 27.4 ohm connects with an -18mil wide trace to comp0.
 54.9 ohm connect with 5mil-wide trace to comp1

For Celeron M


BCLK	FSB	BSEL2	BSEL1	BSEL0
133MHZ	533MHZ	L	L	H

(070122)Change CPU Socket into PN=12G011204796






Celeron M FSB:533MHz			
VCC	MIN	TYP	MAX
1.0V	1.2V	1.3V	
C3	C2	C0	
14.7A	16.5A	29Ah	

Celeron M FSB:533MHz			
VCCP	MIN	TYP	MAX
0.997V	1.05V	1.102V	
ICCP	MAX		
	2.5A		

Moduity Table for Celeron M




Layout Note:
VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of Zo=27.4 Ohm.
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.
These resistors should be placed within 2 inch of the CPU.





(061228)Change into 10UF/10V PN:11G236322636360
C302,C303,C309,C311
C314,C315,C316,C317
C319,C320,C321,C322

Fan Speed Control



KBC will issue a analog (a voltage level) signal.


SW: FAN_DA1 must be low during S3




Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS

Avoid BPSB,Power




Request	Control net	Net name
PCIE_REQ1#	PCIE0(#),PCIE6(#)	None
PCIE_REQ2#	PCIE1(#),PCIE8(#)	None
PCIE_REQ3#	PCIE2(#),PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#),PCIE5(#),PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	F5B	F5L	F5R
133	533	L	L
166	667	L	H



Layout Note:
Place termination close to source IC



(070130)Change C516 from 27PF to 33PF

Delete CLK_I_TPMPC(connect to pin)

SELPCIE0_LCD#:
0-->pin17, pin18=LCDCLK(96MHz) or 27M/27M_SS

SELLCD_27#/PCICLK_F1:
1-->pin17, pin18=LCDCLK(96MHz)

PCICLK2/REQ_SEL:
1-->pin40, pin41=PREQ1#, PREQ2#

ITP_EN/PCICLK_F0:
1-->CPU_ITP pair

Realtek:Mount R519, Remove R550 R534

Internal Pull-Up Resistor

Internal Pull-Down Resistor

CLK MCH_BCLK	R508	1	2	49.9Ohm	r0402
CLK MCH_BCLK#	R509	1	2	49.9Ohm	r0402
CLK CPU_BCLK	R510	1	2	49.9Ohm	r0402
CLK CPU_BCLK#	R511	1	2	49.9Ohm	r0402
CLK PCIE_ICH	R512	1	2	49.9Ohm	r0402
CLK PCIE_ICH#	R515	1	2	49.9Ohm	r0402
CLK MCH_3GPLL	R516	1	2	49.9Ohm	r0402
CLK MCH_3GPLL#	R518	1	2	49.9Ohm	r0402
CLK LCD_SSCG	R519	1	2	49.9Ohm	r0402
CLK LCD_SSCG#	R521	1	2	49.9Ohm	r0402
CLK UMA_96M	R522	1	2	49.9Ohm	r0402
CLK UMA_96M#	R525	1	2	49.9Ohm	r0402
CLK PCIE_MINICARD	R528	1	2	49.9Ohm	r0402
CLK PCIE_MINICARD#	R529	1	2	49.9Ohm	r0402
CLK PCIE_NEWCARD	R566	1	2	49.9Ohm	r0402
CLK PCIE_NEWCARD#	R567	1	2	49.9Ohm	r0402
CLK PCIE_SATA	R568	1	2	49.9Ohm	r0402
CLK PCIE_SATA#	R569	1	2	49.9Ohm	r0402

PREQ#1
0=PCIE 6/0 Not Controlled
1=PCIE 6/0 Controlled

PREQ#2
0=PCIE 8/1 Not Controlled
1=PCIE 8/1 Controlled

PREQ#3
0=PCIE 4/2 Not Controlled
1=PCIE 4/2 Controlled

PREQ#4
0=PCIE 7/5/3 Not Controlled
1=PCIE 7/5/3 Controlled

ASUS/ALPHA		Title : CLOCK GEN	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Date: Monday, February 05, 2007	Rev 1.1
Date: Monday, February 05, 2007		Sheet	5 of 57

2 H_D#[0..63]

H_A#[31..3] 2


U601A

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	H3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G1	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	K1	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	J3	H_D#_13
H_D#14	K11	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T10	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U9	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	W4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y3	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB8	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA7	H_D#_43
H_D#44	AA2	H_D#_44
H_D#45	AA6	H_D#_45
H_D#46	AA10	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AC9	H_D#_50
H_D#51	AB11	H_D#_51
H_D#52	AC11	H_D#_52
H_D#53	AB3	H_D#_53
H_D#54	AC2	H_D#_54
H_D#55	AD1	H_D#_55
H_D#56	AD9	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AD7	H_D#_58
H_D#59	AC6	H_D#_59
H_D#60	AB5	H_D#_60
H_D#61	AD10	H_D#_61
H_D#62	AD4	H_D#_62
H_D#63	AC8	H_D#_63

HOST

H_A#_3	H9	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	F11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	F9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	J14	H_A#14
H_A#_15	H13	H_A#15
H_A#_16	I15	H_A#16
H_A#_17	F14	H_A#17
H_A#_18	D12	H_A#18
H_A#_19	A11	H_A#19
H_A#_20	C11	H_A#20
H_A#_21	A12	H_A#21
H_A#_22	A13	H_A#22
H_A#_23	E13	H_A#23
H_A#_24	G13	H_A#24
H_A#_25	F12	H_A#25
H_A#_26	B12	H_A#26
H_A#_27	C12	H_A#27
H_A#_28	A14	H_A#28
H_A#_29	C14	H_A#29
H_A#_30	D14	H_A#30
H_A#_31	D14	H_A#31

H_ADS#	E8	H_ADS#	2
H_ADSTB#0	B9	H_ADSTB#0	2
H_ADSTB#1	C13	H_ADSTB#1	2
H_VREF	J13	H_VREF	2
H_BNR#	C6	H_BNR#	2
H_BPRI#	F6	H_BPRI#	2
H_BR0#	C7	H_BR0#	2
H_CPURST#	B7	H_CPURST#	2
H_DBSY#	A7	H_DBSY#	2
H_DEFER#	C3	H_DEFER#	2
H_DPWR#	J9	H_DPWR#	2
H_DRDY#	H8	H_DRDY#	2
H_DVREF	K13	H_DVREF	2






Layout Note:
0.1uF should be placed 100mils or less from GMCH pin.







5 CLK_MCH_BCLK
5 CLK_MCH_BCLK#



H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING

CALISTOGA_Q137



ASUS/ALPHA		Title : Calistoga GMCH (1)	
ASUSALPHATeK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Monday, February 05, 2007		Sheet	6 of 57










Layout Note:
Place filter components close to GMCH

Layout Note:
Caps should be on Top layer



GMCH VCORE



Layout Note:
These Caps should be within 250 mils of edge of GMCH


Layout Note:
0.1uF caps in 1.5VS_xPLL need to be located as edge caps within 200 mils.

Layout Note:
These 0.1uF caps should be placed within 200 mils of edge




Layout Note:
These Caps should be within 250 mils of edge of GMCH

+VCCP_AGTL+	2,3,5,6
+VCCP_GMCH	10
+1.5VS_PCIE	7
+3VS	4,5,7,11,12,13,14,15,19,20,21,22,25,26,27,28,29,30,33,37,40,43,50,52,60,61
+2.5VS	37,54
+1.5VS	7,10,20,25,26,37,52




POWER



Layout Note:
Place in cavity


Layout Note:
Place on the edge




Remove TV OUT Power


NOTE: 0.1UF CAPS USED IN +1.5VS, +3.3VS +2.5VS should be placed within 200 mils of edge.

ASUS/ALPHA		Title : Calistoga Power (4)	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name	Rev	1.1
Custom	TERESA	Sheet	9 of 57
Date: Monday, February 05, 2007		Sheet 9 of 57	







CFG5 : DMI X2 Select
 LOW = DMI X 2
HIGH = DMI X 4 (Default)



CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG7 : CPU STRAP
 LOW = Reserved
HIGH = Mobility CPU (Default)




CFG18 : GMCH Core Voltage Level
 LOW = 1.05V
HIGH = 1.5V (default)


CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.



CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)



CFG19 : DMI LANE REVERSAL
 LOW = NORMAL
 HIGH = LANES REVERSED



CFG11 : Reserved but need to be pull low

(061215)Remove +2.5VS power supply




CFG All are sampled with respect to the leading edge of the GMCH PWROK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C		
TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

LCD Panel Power

3~3.6V
Full Active: 410 mA(Max. 500 mA)
3~3.6V
S0-S1 M: 410 mA(Max. 500 mA)

Remove CMOS Camera(USB4)




LCD Backlight Control




BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight

EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight


**Inverter Board
built in 15.4W
LCD Panel**




CRT OUT




(061221)Change CON1401 into PN:12G02502200R



(061221)Change CON1401 into PN:12G02502200R











Layout Note: Place these Caps near SO DIMM 0





SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1




SMBus Slave Address:A4H








Add Voltage Follower







Delete LPC interface of TPM



DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.

24 ± 5% series termination resistor placed within 2" from Intel 82801GBM, 56 ± 5% pull-up resistor has to be within 2" from the series resistor




Check with EMI: remove 0 ohm => IDE_PDIOA#, IDE_PDD1_ICH, IDE_PDD2_ICH, IDE_PDD9_ICH, IDE_PDD10_ICH

ACZ_SDOUT	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPIO17# GNT4#/GPIO48	PWROK rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU

GPIO16 /DPRSLPVR		should not be pulled high	PD
GPIO25	RSRST# rising	should not be pulled low	PU
INTRVREN	ALWAYS	high: Enable integrated VccSus1_05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need PU
RBQ[4:1]#	PWROK rising		
SATALED#		should not be pulled low	Conditional PU
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU






PCI Device

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A



	GNT#5	GNT#4
LPC	1	1
PCI	1	0
SPI	0	1


(default)















Modify USB Device table

















USB Devices	
Port 0	CON3602
Port 1	Unused
Port 2	CON3601
Port 3	CON3601
Port 4	Unused
Port 5	Unused
Port 6	NewCard
Port 7	Unused

Layout Note:
Pull-ups must be placed within 500 mils from Intel 82801GBM pins





Layout Note:
Place above Caps within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top near pin D28, T28 & AD28




If ICH7 embedded Lan controller was used, these pins should connect to +3VSUS for S3-S5 wake up.

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top near pin

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top near pin

Layout Note:
Distribute in PCI section


(061207.Power) Modify for RTC charge circuit




(1204)Change battery into rechargeable type (PN:07G016021220) PANASONIC ML1220-F1BE 07G016021220 MAXELL ML1220T10 07G016031220

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top

U1701F			U1701E		
A4	Vss1	P28	A4	Vss1	P28
A5	Vss2	R1	A5	Vss2	R1
B1	Vss3	Vss100	B1	Vss3	Vss100
B8	Vss4	Vss101	B8	Vss4	Vss101
B11	Vss5	Vss102	B11	Vss5	Vss102
B14	Vss6	Vss103	B14	Vss6	Vss103
B17	Vss7	Vss104	B17	Vss7	Vss104
B20	Vss8	Vss105	B20	Vss8	Vss105
B28	Vss9	Vss106	B28	Vss9	Vss106
C2	Vss10	Vss107	C2	Vss10	Vss107
C6	Vss11	Vss108	C6	Vss11	Vss108
D10	Vss12	T16	D10	Vss12	T16
D17	Vss13	Vss109	D17	Vss13	Vss109
D18	Vss14	T12	D18	Vss14	T12
D21	Vss15	Vss110	D21	Vss15	Vss110
E1	Vss16	T14	E1	Vss16	T14
E2	Vss17	Vss111	E2	Vss17	Vss111
F4	Vss18	Vss112	F4	Vss18	Vss112
F8	Vss19	Vss113	F8	Vss19	Vss113
F9	Vss20	Vss114	F9	Vss20	Vss114
F10	Vss21	Vss115	F10	Vss21	Vss115
F11	Vss22	Vss116	F11	Vss22	Vss116
F12	Vss23	Vss117	F12	Vss23	Vss117
F13	Vss24	Vss118	F13	Vss24	Vss118
F14	Vss25	Vss119	F14	Vss25	Vss119
F15	Vss26	Vss120	F15	Vss26	Vss120
F16	Vss27	Vss121	F16	Vss27	Vss121
F17	Vss28	Vss122	F17	Vss28	Vss122
F18	Vss29	Vss123	F18	Vss29	Vss123
F19	Vss30	Vss124	F19	Vss30	Vss124
F20	Vss31	Vss125	F20	Vss31	Vss125
F21	Vss32	Vss126	F21	Vss32	Vss126
F22	Vss33	Vss127	F22	Vss33	Vss127
F23	Vss34	Vss128	F23	Vss34	Vss128
F24	Vss35	Vss129	F24	Vss35	Vss129
F25	Vss36	Vss130	F25	Vss36	Vss130
F26	Vss37	Vss131	F26	Vss37	Vss131
F27	Vss38	Vss132	F27	Vss38	Vss132
F28	Vss39	Vss133	F28	Vss39	Vss133
F29	Vss40	Vss134	F29	Vss40	Vss134
F30	Vss41	Vss135	F30	Vss41	Vss135
F31	Vss42	Vss136	F31	Vss42	Vss136
F32	Vss43	Vss137	F32	Vss43	Vss137
F33	Vss44	Vss138	F33	Vss44	Vss138
F34	Vss45	Vss139	F34	Vss45	Vss139
F35	Vss46	Vss140	F35	Vss46	Vss140
F36	Vss47	Vss141	F36	Vss47	Vss141
F37	Vss48	Vss142	F37	Vss48	Vss142
F38	Vss49	Vss143	F38	Vss49	Vss143
F39	Vss50	Vss144	F39	Vss50	Vss144
F40	Vss51	Vss145	F40	Vss51	Vss145
F41	Vss52	Vss146	F41	Vss52	Vss146
F42	Vss53	Vss147	F42	Vss53	Vss147
F43	Vss54	Vss148	F43	Vss54	Vss148
F44	Vss55	Vss149	F44	Vss55	Vss149
F45	Vss56	Vss150	F45	Vss56	Vss150
F46	Vss57	Vss151	F46	Vss57	Vss151
F47	Vss58	Vss152	F47	Vss58	Vss152
F48	Vss59	Vss153	F48	Vss59	Vss153
F49	Vss60	Vss154	F49	Vss60	Vss154
F50	Vss61	Vss155	F50	Vss61	Vss155
F51	Vss62	Vss156	F51	Vss62	Vss156
F52	Vss63	Vss157	F52	Vss63	Vss157
F53	Vss64	Vss158	F53	Vss64	Vss158
F54	Vss65	Vss159	F54	Vss65	Vss159
F55	Vss66	Vss160	F55	Vss66	Vss160
F56	Vss67	Vss161	F56	Vss67	Vss161
F57	Vss68	Vss162	F57	Vss68	Vss162
F58	Vss69	Vss163	F58	Vss69	Vss163
F59	Vss70	Vss164	F59	Vss70	Vss164
F60	Vss71	Vss165	F60	Vss71	Vss165
F61	Vss72	Vss166	F61	Vss72	Vss166
F62	Vss73	Vss167	F62	Vss73	Vss167
F63	Vss74	Vss168	F63	Vss74	Vss168
F64	Vss75	Vss169	F64	Vss75	Vss169
F65	Vss76	Vss170	F65	Vss76	Vss170
F66	Vss77	Vss171	F66	Vss77	Vss171
F67	Vss78	Vss172	F67	Vss78	Vss172
F68	Vss79	Vss173	F68	Vss79	Vss173
F69	Vss80	Vss174	F69	Vss80	Vss174
F70	Vss81	Vss175	F70	Vss81	Vss175
F71	Vss82	Vss176	F71	Vss82	Vss176
F72	Vss83	Vss177	F72	Vss83	Vss177
F73	Vss84	Vss178	F73	Vss84	Vss178
F74	Vss85	Vss179	F74	Vss85	Vss179
F75	Vss86	Vss180	F75	Vss86	Vss180
F76	Vss87	Vss181	F76	Vss87	Vss181
F77	Vss88	Vss182	F77	Vss88	Vss182
F78	Vss89	Vss183	F78	Vss89	Vss183
F79	Vss90	Vss184	F79	Vss90	Vss184
F80	Vss91	Vss185	F80	Vss91	Vss185
F81	Vss92	Vss186	F81	Vss92	Vss186
F82	Vss93	Vss187	F82	Vss93	Vss187
F83	Vss94	Vss188	F83	Vss94	Vss188
F84	Vss95	Vss189	F84	Vss95	Vss189
F85	Vss96	Vss190	F85	Vss96	Vss190
F86	Vss97	Vss191	F86	Vss97	Vss191
F87	Vss98	Vss192	F87	Vss98	Vss192
F88	Vss99	Vss193	F88	Vss99	Vss193
F89	Vss100	Vss194	F89	Vss100	Vss194






To Internal Speaker Connector

INTSPKL+	R2228	1	2	120Ohm/100Mhz
INTSPKL-	R2229	1	2	120Ohm/100Mhz
INTSPKR+	R2231	1	2	120Ohm/100Mhz
INTSPKR-	R2232	1	2	120Ohm/100Mhz

Remove Internal MIC pre-Amplifier



MICROPHONE IN




(070110)modify MIC_DET# circuit


(070129,EMI)Add a 120ohm bead and a 1000PF capacitor

(070117)Change Phone Jack into PN:12G14000106M


ASUS/ALPHA		Title : MIC JACK	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA		Rev 1.1
Date: Monday, February 05, 2007		Sheet 23 of 57	



ISA ROM




ASUSALPHA		Title : ISA ROM	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Monday, February 05, 2007		Sheet	24 of 57




!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V

NewCard Header



(061227)Change
Schematic Part->EXPRESS_CARD_26P_6HOLD_SA
PCB Footprint->nb_exp_card_26p_6hd_sa_1f2
PN=12G161300269




(061214)NewCard Ejector was combined into Header



(070201)Add CON2502 in other to colayout with CON2501




MINI CARD CONNECTOR



Check O/D output or push pull

Instead of Mini-PCIE latch connector. For cost down.




(070201) Change MINI Card NUT into PN:13G021056061TB

WLAN SPEC:

		WLL3140	WLL4080
Transmit Mode Current	11.a		550mA
	11.b	525mA	560mA
	11.g	560mA	550mA
	11.n		
Receive Mode Current	11.a		280mA
	11.b	430mA	270mA
	11.g	460mA	280mA
	11.n		
Sleep Mode Current		220mA	20mA
Supplied Voltage(VCC)	MIN	3.0V	3.0V
	TYP	3.3V	3.3V
	MAX	3.6V	3.6V

Debug Card CON

(061206) Change Debug CON into PN:12G18340120E




For Bluetooth

For Side SW

Delete Bluetooth CON




WLAN ON/OFF Control




(070202)Modify WLAN on/off circuit


Delete BT ON/OFF Control



Delete FR Switch




(061208)Change SATA CON into PN:12G15101022A





SATA HDD



Change AND gate into 5V Vcc



Modify





CD-ROM



Delete
Pin1:CD_L_A
Pin2:CD_R_A
Pin3:CD_GND_A

(061208)Change ODD CON into PN:12G161220509








TYPE JP UK US
KID0 H H L
KID1 L H L

(061213)Keyboard pin definition is the same as F3 series
PN=12G182402806


Follow Z94 Keyboard




Delete pull-up resistors:
DJ_SW#, BT_ON#




Option 1:
Mount R2918, R2918, C2917, D2904
Not mount C2910, C2912, U2902
Option 2:
Mount C2910, C2912, U2902
Not mount R2918, R2918, C2917, D2904



Change threshold = 2.9V
tD = 0.69 * 10 * 6 * CD ps = 6.9 ms



(061219) New addition





Cload=12.5PF

EC Hardware Strap

Strap value sampled after VSTBY power up reset


PNPCFG base address set by SWCBAHR/SWCBALR




BADDR[1:0]
 No pull up:
 Ext 10K up on BADDR0:
 Ext 10K up on BADDR1:
 The register pair to access PNPCFG is 002Eh and 002Fh.
 The register pair to access PNPCFG is 004Eh and 004Fh.
 The register pair to access PNPCFG is determined by EC domain registers SWCBAHR and SWCBALR.

EC ADC



Battery



Adaptor




Share Memory




PPEN
 No pull up: Normal
 Ext 10K up: KBS interface pins are switched to parallel port interface for in-system programming.


LED Board Interface



Touchpad Board Interface




HDD LED




(061201)Modify Charge & Power circuit


CHARGE LED



POWER LED



WLAN LED




(061212)Modify charge full circuit : solution1 & solution2


MEDIA CARD SLOT

(070124)Add Media Card CON for colayout

(070130)Add RN3301, RN3302, RN3303



Solve-MS Duo Adaptor short problem / XD short problem




Name	Drive	Name	Drive
MDIO00	I / - PU	MDIO10	I / O - PU
MDIO01	I / - PU	MDIO11	I / O - PU
MDIO02	O - PU	MDIO12	I / O - PU
MDIO03	I / - PU	MDIO13	I / O - PU
MDIO04	O - 3V	MDIO14	I / O - PU
MDIO05	O - 3V	MDIO15	I / O - PU
MDIO06	O - 3V	MDIO16	I / O - PU
MDIO07	I / - 3V	MDIO17	I / O - PU
MDIO08	I / O - PU	MDIO18	I / O - PU
MDIO09	I / O - PU	MDIO19	I / O - PU

(061219)Change into +XD_VCC power

	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low


Change circuit from AAT4610A to SI2301




MEDIA CARD SLOT

(061208)Change CON3301 into PN:12G34003601
(061225)Change schematic part & PCB Footprint



(070130)Add RN3303, RN3304, RN3305



Modify Card Detection Circuit (1/2)










(161219)Change reference into R3308&LED3301







Modify Card Detection Circuit (2/2)

Support Wake On LAN
 => Adapter In mode: S3, S4 and S5
 Battery mode: S3




LAN PORT

TRANSFORMER 10/100MB




MDC CONNECTOR

Support Wake On Ring on S3 and S4 state.






B:MDC NUT

(061219)Change MDC NUT into PN:13G021054000




ASUS/ALPHA		Title : RJ45/RJ11/MDC	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name		Rev
Custom	TERESA		1.1
Date: Monday, February 05, 2007		Sheet	35 of 57




Delete N-MOSFET PMN45EN


Add USB Switch





(061211)Change USB CON into PN:12G13111108F



(061206)Change USB CON into PN:12G131030043






ASUSALPHA		Title : Discharge Circuit	
ASUSALPHATeK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Monday, February 05, 2007		Sheet 37 of 57	

Main Board SW & LED

Power LED move to daughter board




Delete RF LED and Power4 Gear LED

Delete RF/Touchpad and Power4 Gear SWITCH


NUMBER LOCK LED

CAPS LOCK LED





SCROLL LOCK LED




Reset Switch




ASUS/ALPHA		Title : SW/LED	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Monday, February 05, 2007	Sheet 38 of 57		




DC Power Jack







Without Battery & Pull out Adapter



ASUSALPHA		Title : DC/ BATT IN	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Monday, February 05, 2007		Sheet 41 of 57	



Select EEPROM
Use: 100K pull-down
Not use: 100K pull-up
(Remove EEPROM)



MDIO00-->	SD Card Detect
MDIO01-->	MS Card Detect
MDIO02-->	XD Card Enable
MDIO03-->	SD Write Protect / XD Card Ready/Busy#
MDIO04-->	SD/MS/XD Card Power0 Control
MDIO05-->	XD Card Write Protect
MDIO06-->	SD/MSXD LED
MDIO07-->	SD/MS External Clock
MDIO08-->	SD Command/MS Bus State /XD Card Write Enable
MDIO09-->	SD/MS Clock /XD Card Read Enable
MDIO10-->	SD/MS/XD Data 0
MDIO11-->	SD/MS/XD Data 1
MDIO12-->	SD/MS/XD Data 2
MDIO13-->	SD/MS/XD Data 3
MDIO14-->	XD Data 4
MDIO15-->	XD Data 5
MDIO16-->	XD Data 6
MDIO17-->	XD Data 7
MDIO18-->	XD Card Command Latch
MDIO19-->	XD Card Address Latch


Not mount:
R4306
R4311
R4313
R4315
C4323

GBRST# POWER SEQ
+3V ==> (GBRST#/CB_HWSUP#) ==> PCIRST#

HW SUSPEND# POWER SEQ :
SUSPEND : CB_HWSUP# LO=> PCIRST# LO=> +3V/OFF
RESUME : +3V ON => PCIRST# HI=> CB_HWSUP# HI

UDIO03 H : Enable SD
UDIO04 H : Enable MS
VPPEN0 H : Enable XD

PCMCIA SOCKET




- CINT#/IREQ# 1 T4402
- CSERR#/WAIT# 1 T4403
- CREG#/INPACK# 1 T4404
- CAUDIO/SPKR_IN#/BVD2 1 T4405
- CSTOP#/A20 1 T4406
- CDEVSEL#/A21 1 T4407
- CTRDY#/A22 1 T4408
- CIRDY#/A15 1 T4409
- CSTSCHG/STSCHG#/BVD1 1 T4401
- CBLOCK#/A19 1 T4410
- CPERR#/A14 1 T4411
- CCLKRUN#/IOIS16# 1 T4412


CCD1# CCD2#
L OTHER 16bit
32bit

Not mount:
C4410

(061227)Change PCB footprint
PN=12G16040068Y




(070131)Add PCMCIA Socket



A:CPU BKT

PN:s01756



B:MDC NUT


MDC NUT put on page35 (H3501, H3502)

F:MINI CARD NUT

MINI CARD NUT put on page26(H2601, H2602)


C:TOP TO BTM

PN:S01912




D:FIX MB

PN:s01769




E:TOP TO BTM

PN:S01911



G:FIX MB

PN:s01783



H:SYS BOSS

PN:S01914

I:MB TO IO BKT

PN:S01913

J:SYS BOSS

PN:S01915

K:MB TO IO BKT

PN:S01705

L:TOP TO BTM


PN:S01916

M:SYS BOSS

PN:s01917

N:TOP TO BTM



PN:S01851



O:ALIGNMENT HOLE T:NB SINK NUT


PN:temp_5262_gh15

PN:13GNJ510M170-1




P:ALIGNMENT HOLE

PN:s01724



EMI NUT
for LVDS cable
PN:13G021029050



U:TOP TO BTM




PN:S01854

V:TOP TO BTM

PN:S01857



W:TOP TO BTM

PN:S01918



EMI SPRING

PN:13G021034050



ASUS/ALPHA		Title : SCREW HOLE	
ASUSALPHATeK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Monday, February 05, 2007	Sheet	45	of 57

R1.0 to R1.1

Page	Action
3	Change C304, C305, C306, C307, C308, C310, C312, C313 into 10UF for cost down.
4	Add R418 and Q404 to avoid error action.
7	Add R715 and R716 in other to improve signal quality.
12	Mount R1206 and Q1204 in other to reduce discharge time.
13	Change C1313, C1314 into 22PF in other to improve undershoot.
13	Change the rated current of the fuse(F1302) into 1A for customer's demand.
21	Mount R2105 and R2109, or there is no dialing tone.
21	Modify R2108 into 31.6Kohm in other to tune +5V_AUDIO.
21	Add three 0ohm resisters R2127, R2128, R2129 for EMI.
22	Change R2201~R2204 into 27Kohm for speaker volume.
22	Change 0ohm resisters(R2238, R2239) into beads.
22	Remove a N-MOS and a resistor on JACK_IN side due to change a new HP JACK.
22	Add 4 Varistors(D2202~D2205) for EMI.
23	Remove a N-MOS due to change a new MIC JACK.
23	Add a 120ohm bead L2304 and a 1000PF capacitor C2307 for EMI.
25	Add 0ohm resister R2503 and change Q2502 into unmount.
25	Add CON2502 in other to colayout with CON2501.
26	Connect not PCI_RST# but PLT_RST# to the RESET# signal of PCIE MiniCard for customer's demand.
27	Connect pin20 of MiniCard to the signal of OR conditions of WLAN_SW# and WLAN_ON# for customer's demand.
29	Change tolerance of R2918 into 1% and C2917 into 10% for the timing of EC_RST#.
29	Change WLAN_SW# into pull-up +3VSUS
30	Add 100PF capacitors C3011 and C3012 for EMI.
33	Add CON3302, RN3301, RN3302, RN3303, RN3304, RN3305 in other to colayout with CON3301.
33	Add Varistors D3304 and D3305 for EMI.
33	Change R3308 into 39ohm for the brightness of LED3301.
34	Change C3406, C3407 into 30PF in other to fit 25MHz frequency.
35	Place C3502, C3503 on the other side of L3503, L3504 for layout.
36	Change CE3602 from 100UF to 150UF in other to fit droop SPEC.
37	Change R3704, Q3705, R3708, Q3709, R3709, Q3710, R3710, Q3711, R3711, Q3711 into unmount because they don't affect the discharge circuit.
38	Change resisters R3805, R3806, R3807 into 620ohm in other to tune brightness.
41	Change the fuse F4101 into mount for customer's demand.
41	Add the colayout of JP4102 and F4102 for customer's demand.
41	Change 0ohm resister R4105 into 120ohm bead L4105 for EMI.
41	Add four Varistors D4102, D4103, D4104, D4105 and ten capacitors C4110~C4119 for EMI.
41	Chane C4103, C4104 into mount for EMI.
70	Chane R7002 into 80.6ohm for brightness.


R1.1 to R1.2

Page	Action

R1.2 to R2.0

Page	Action	Reason

ASUS ALPHATEK		Title : HISTORY	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Date: Monday, February 05, 2007	Rev 1.1
		Sheet 46	of 57



Power On Sequence

1 → 14

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM	O	48	GPH0	VSUS_ON_EC	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/	O	55	GPH2	IMVPOK#	I
37	PWM3/GPA3	BAT_LOW_BEEP(Reserved)	O	69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#	O	76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GPIO	ICH_PWROK_EC	O
154	TXD/GPB1	CAP_LED	O	149	GPIO1	WATCHDOG#	O
162	GPB2	SCRL_LED	O	152	GPIO2	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GPIO3	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GPIO4	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GPIO5	BAT_LL#	O
6	KBRST#/GPB6	RCIN#	O	174	GPIO6	BAT_LEARN	O
165	GPB7	THRO_CPU	O	109	GPIO7	/	
47	CLKOUT/GPC0	/	O	99	DAC0/GPJ0	CHG_FULL_LED#_EC	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	100	DAC1/GPJ1	/	
170	SMDAT1/GPC2	SMB1_DAT	I/O	101	DAC2/GPJ2	INVTDR_DA	O
171	GPC3	/	I	102	DAC3/GPJ3	BATSEL_2P#	O
172	TMR10/WUI2/GPC4	ACIN_OC#	I	97	GPJ4	/	
175	GPC5	OP_SD#	O	98	GPJ5	/	
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	/	/	/	
1	CK32KOUT/GPC7	/	O	/	/	/	
26	RI1#/WUI0/GPD0	PM_SUSB#	I	81	ADC0/GPK0	BAT0_AD	I
29	RI2#/WUI1/GPD1	PM_SUSC#	I	82	ADC1/GPK1	/	
30	LPCRST#/WUI4//GPD2	PLT_RST#	I	83	ADC2/GPK2	AC_AD	I
31	ECSC#//GPD3	ECSC#	O	84	ADC3/GPK3	/	
41	GPD4	/		93	ADC8/GPK4	KB_ID0	I
42	GINT/GPD5	/		94	ADC9/GPK5	KB_ID0	I
62	TACH0/GPD6	FANO_TACH	I	/	/	/	
63	TACH1/GPD7	/	O	/	/	/	
87	ADC4/GPE0	WLAN_SW#_EC(Reserved)	I	8	GPL0	/	O
88	ADC5/GPE1	/	I	11	GPL1	/	O
89	ADC6/GPE2	/	I	12	GPL2	/	I
90	ADC7/GPE3	/	I	20	GPL3	/	O
2	PWRSW/GPE4	PWRSW#_EC	I	21	GPL4	/	
44	WUI5/GPE5	/		106	GPL5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I	107	GPL6	/	
25	CLKRUN#/WUI7/GPE7	/	O	108	GPL7	/	
110	PS2CLK0/GPF0	/		22	ECSMH#/GPM0	EXTSM#	O
111	PS2DAT0/GPF1	/		23	PWUREQ#/GPM1	/	
114	PS2CLK1/GPF2	/	I/O	85	KSO16/GPM2	/	
115	PS2DAT1/GPF3	/	I/O	86	KSO17/GPM3	ID_EC (Reserved)	I
116	PS2CLK2/GPF4	TPAD_CLK		91	CTX/GPM4	/	
117	PS2DAT2/GPF5	TPAD_DAT		92	CRX/GPM5	/	
118	PS2CLK3/GPF6	/		/	/	/	
119	PS2DAT3/GPF7	/	I	/	/	/	
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INT#	I
AC21	GPIO06	/	I/O
AC18	GPIO07	PM_THERM#_GPIO (Reserved)	I
E21	GPIO08	EXTSM#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	WLAN_SW#_ICH	I
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	NEWCARD_DET#	I
R4	GPIO14	BAT_LL#_ICH (Reserved)	I
E22	GPIO15	WLAN_LED#	O
AC22	GPIO16	PM_DPRSPLVR	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STPPC#	STP_PC#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STPCPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	REQ4#/GPIO22	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	/	
R3	GPIO24	/	
D20	GPIO25	CB_SD#	O
A21	GPIO26	/	
B21	GPIO27	BTO_DEV0	I
E23	GPIO28	NEWCARD_OFF#	O
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	I/O
AC19	GPIO33/AZ_DOCK_EN#	BTO_DEV1	I
U2	GPIO34/AZ_DOCK_RST#	BTO_DEV2	I
AD21	GPIO35	/	O
AH19	GPIO36/SATA2GP	/	
AE19	GPIO37/SATA3GP	PCB_ID0	I
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

Indigo: the same as T12F
 Pink: different from T12F

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIe Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)



Close to Phase 1 Inductor

R5049 for load line

C5028 & C5029 for transient response




Close to Phase 1 Inductor


FOR LAYOUT PLACEMENT


FOR LAYOUT PLACEMENT

Close to Pin 18 For load line issue


ASUSALPHA		Title : POWER_VCORE	
ASUSALPHAtek COMPUTER INC.		Engineer: Amos Yu	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Monday, February 05, 2007		Sheet	50 of 57









+3VAO




+2.5VS



+RTC_PWR




POWER PATH & BAT_LEARN




- ⊗ AC_IN Threshold $2.048 \times V_{max} AID_DOCK_IN > 17.44V$ active
- Adapter $I_{in(max)} = [0.075V/R_{sense}(A_{in})] \times [V_{CL}S \times V_{REF}]$
 $R_{sense}(A_{in}) = 0.02 \text{ ohm}$
 $V_{CL}S = 3.683V$
 $\Rightarrow I_{in(max)} = 3.27A$
 $\Rightarrow \text{Constant Power} = 19 \times 3.27 = 62.13W$
 $\Rightarrow R5708 = 10K, R5714 = 68.1K$
- ⊗ Charge Current $I_{chg} = [0.075V/R_{sense}(CHG)] \times [VICTL/3.6V]$
 $R_{sense}(CHG) = 0.025 \text{ ohm}$
 $VICTL = 1.805V \Rightarrow I_{chg} = 1.5A$
- ⊗ $V_{batt} = Cell * (V_{ref} + [(VCTL - 1.8V) / 9.52])$
 $VCTL = 1.894V$
 $\Rightarrow V_{batt} = 4.2V (4.20186V)$
- ⊗ Mode pin : $V_{mode} > 2.8V$ (tie to LDO pin) \rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > V_{mode}$ (tie to GND) \rightarrow Learning mode
- ⊗ $VICTL = 0.8V$ or $DCIN < 7V \rightarrow$ Charger Disable
- ⊗ Precharge current=150mA


BATTERY IN DETECT




ADAPTER IN DETECT



+2.5VREF





POWER GOOD DETECTER





- TPC28T PT6003 ○ 1 VRM_PWRGD
- TPC28T PT6004 ○ 1 DDR_PWRGD
- TPC28T PT6005 ○ 1 3V_5V_PWRGD
- TPC28T PT6006 ○ 1 1.05V_1.5V_PWRGD

SUSC#_PWR POWER




SUSB#_PWR POWER









FOR POWER TEST




LEFT & RIGHT Button remove to TP BOARD



New added SW for Teresa




070115 Change pin define




CON to T/P remove to TP BOARD

IR receive module removed



DETAIL: Q



DETAIL: S

www.s-manuals.com