

N61Jv SCHEMATIC Revision 2.0

Power

VCORE Page 80

System Page 81

1.5VS & 1.05VS Page 82

DDR & VTT Page 83

+2.5VS Page 84

Charger Page 86


Detect Page 90

Load Switch Page 91

Power Protect Page 92

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1) SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS_PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6)_CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_ICS9LRS3197
30	EC_IT8541(1/2)
31	EC_IT8541(2/2)KB, TP
32	RST_Reset Circuit
33	LAN_AR8131
34	LAN_RJ45
35	Hybrid Switch
36	CODEC-ALC269
37	AUD_Amp & Jack
39	ESATA
40	CB_AU6433
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
54	TUN_TV Tuner
56	LED_Indicator
57	DSG_Discharge
58	PW_PROTECT
60	DC_DC & BAT Conn.
61	BT_Bluetooth
62	USB & Audio Jack BOARD
63	POWER BOARD
64	FUNCTION BOARD
65	ME_Conn & Skew Hole
68	NEC USB3.0
70	VGA_Madison
80	PW_VCORE(MAX17034)
81	PW_SYSTEM(MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME_+VM_PWEGD
86	PW_+VGF_X_CORE(MAX17028)
88	PW_CHARGER(MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
93	PW_SIGNAL
94	PW_FLOWCHART

N61Jv BLOCK DIAGRAM



PWM Fan Page 50	Reset Circuit Page 32	Discharge Circuit Page 57	DC & BATT. Conn. Page 60	Skew Holes Page 65
--	--	--	---	---

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	GPO	NC_TP	-	+3VS
GPIO 01	GPO	NC_TP	INT TBD	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#	EXT PU	+5VS
GPIO 06	GPO	NC_TP	INT TBD	+3VS
GPIO 07	GPO	NC_TP	INT TBD	+3VS
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	NC_PU	EXT PU	+3VSUS
GPIO 10	Native	NC_PU	EXT PU	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU	+3VSUS
GPIO 12	Native	NC_TP	-	+3VSUS
GPIO 13	GPO	NC_TP	-	+3VSUS
GPIO 14	GPO	NC_PU	EXT PU	+3VSUS
GPIO 15	GPO	BT_LED	INT PD	+3VSUS
GPIO 16	GPI	DGPU_HOLD_RST#	EXT PU	+3VS
GPIO 17	GPI	DGPU_PWROK	EXT PD & INT TBD	+3VS
GPIO 18	GPI	CLKREQ1#_TV	EXT PD	+3VS
GPIO 19	GPI	SATA1GP	EXT PU	+3VS
GPIO 20	Native	CLKREQ2#_WLAN	EXT PD	+3VS
GPIO 21	GPI	SATA0GP	EXT PU	+3VS
GPIO 22	GPO	WLAN_LED	EXT PD	+3VS
GPIO 23	Native	NC_TP	INT PU	+3VS
GPIO 24	GPO	NC_TP	-	+3VSUS
GPIO 25	GPI	CLKREQ3#_NEWCARD	EXT PD	+3VSUS
GPIO 26	GPI	CLK_REQ4#_CB	EXT PD	+3VSUS
GPIO 27	GPO	NC_TP	INT WEAK PU	+3VSUS
GPIO 28	GPO	WLAN_ON#	EXT PD	+3VSUS
GPIO 29	Native	NC_TP	EXT PU(DNI)/PD(DNI)	+3VSUS
GPIO 30	GPO	ME_SusPwrDnAck	EXT PU	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS
GPIO 32	GPIO	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	HDA_DOCK_EN#	-	+3VS
GPIO 34	Native	NC_TP	-	+3VS
GPIO 35	GPO	SATA_CLK_REQ#	EXT PD	+3VS
GPIO 36	GPI	DGPU_PWR_EN#	EXT PU	+3VS
GPIO 37	GPI	DGPU_PRSENT#	EXT PU	+3VS
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS
GPIO 40	Native	NC_PU	EXT PU	+3VSUS
GPIO 41	Native	NC_PU	EXT PU	+3VSUS
GPIO 42	Native	NC_PU	EXT PU	+3VSUS
GPIO 43	Native	NC_PU	EXT PU	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU	+3VSUS
GPIO 45	Native	NC_TP	EXT PU	+3VSUS
GPIO 46	Native	NC_TP	EXT PU	+3VSUS
GPIO 47	GPI	CLKREQ_PEG#	EXT PU	+3VSUS
GPIO 48	GPO	NC_TP	-	+3VS
GPIO 49	GPIO	PCH_TEMP_ALERT#	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS
GPIO 52	Native	DGPU_SELECT#_R	EXT PU	+5VS
GPIO 53	GPO	DGPU_PWM_SELECT#	INT PU	+3VS
GPIO 54	Native	PCI_REQ3#	EXT PU	+5VS
GPIO 55	Native	PCI_GNT3#	INT PU	+3VS
GPIO 56	GPI	CLKREQ_GLAN#	EXT PD	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU(DIODE)	+3VSUS
GPIO 58	GPIO	SML1_CLK	EXT PU	+3VSUS
GPIO 59	Native	NC_PU	EXT PU	+3VSUS
GPIO 60	Native	SML0ALERT#	EXT PU	+3VSUS
GPIO 61	Native	NC_TP	-	+3VSUS
GPIO 62	Native	NC_TP	-	+3VSUS
GPIO 63	Native	NC_TP	-	+3VSUS
GPIO 64	Native	NC_TP	INT TBD	+3VS
GPIO 65	Native	NC_TP	INT TBD	+3VS
GPIO 66	Native	NC_TP	INT TBD	+3VS
GPIO 67	Native	EDID_SELECT#	INT TBD	+3VS
GPIO 72	Native	PM_BATLOW#	EXT PU	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU	+3VSUS
GPIO 74	Native	SML1ALERT#	EXT PU	+3VSUS
GPIO 75	GPIO	SML1_DATA	EXT PU	+3VSUS

EC GPIO	Use As	Signal Name
GPA0	0	PWR_LED#
GPA1	0	CHG_LED#
GPA2	-	-
GPA3	-	-
GPA4	0	LCD_BL_PWM
GPA5	0	FAN0_PWM
GPA6	-	-
GPA7	-	-
GPB0	0	BATSEL_0
GPB1	0	BATSEL_1
GPB2	-	ME_AC_PRESENT_EC
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	0	A20GATE
GPB6	0	RCIN#
GPB7	0	PM_RSMRST#
GPC0	-	-
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	0	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	0	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	I	RFON_SW#
GPD0	I	PWRLIMIT#
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	0	EXT_SCI#
GPD4	0	EXT_SMI#
GPD5	0	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	-	-
GPE0	0	VSUS_ON
GPE1	0	EGAD (IT8301 Address/Data connect)
GPE2	0	EGCS (IT8301 Cycle Start connect)
GPE3	0	EGCLK (IT8301 Clock connect)
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	-	-
GPF0	0	-
GPF1	-	-
GPF2	I	EXP_GATE#
GPF3	-	-
GPF4	I	TP_CLK
GPF5	IO	TP_DAT
GPF6	0	THRO_CPU
GPF7	0	PCH_SFI_OV
GPG0	I	ME_SUSPWRDNACK_EC
GPG1	I	PM_SUSB#
GPG2	-	-
GPG6	-	-
GPH0	IO	PM_CLKRUN#
GPH1	0	GF_X_VR_ON
GPH2	0	CHG_EN
GPH3	0	SUSC_EC#
GPH4	0	SUSB_EC#
GPH5	0	NUM_LED#
GPH6	0	CAP_LED#
GPI0	-	-
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	PCH_TEMP_ALERT#
GPI5	I	ALS_AD
GPI6	I	CAP_ACK_A#
GPI7	I	CAP_ACK_B#
GPJ0	0	CPU_VRON
GPJ1	0	PM_PWROK
GPJ2	0	VSET_EC
GPJ3	0	ISSET_EC
GPJ4	0	TP_LED
GPJ5	-	-

EC GPIO	Use As	Signal Name
GPIO0	I	ME_PM_SLP_M#
GPIO1	I	ME_SusPwrDnAck
GPIO2	-	-
GPIO3	-	-
GPIO4	I	ME+_VM_PWRGD
GPIO5	I	ME_PM_SLP_LAN#
GPIO6	0	ME_AC_PRESENT
GPIO7	-	-
GPIO8	-	-
GPIO9	-	-
GPIO10	-	-
GPIO11	-	-
GPIO12	0	ME_PWROK
GPIO13	-	-
GPIO14	0	ME_SLP_M_EC#
GPIO15	-	-
GPIO16	-	-
GPIO17	-	-
GPIO18	-	-
GPIO19	-	-
GPIO20	-	-
GPIO21	-	-
GPIO22	-	-
GPIO23	-	-
GPIO24	-	-
GPIO25	-	-
GPIO26	-	-
GPIO27	-	-
GPIO28	-	-
GPIO29	-	-
GPIO30	-	-
GPIO31	-	-
GPIO32	-	-
GPIO33	-	-
GPIO34	-	-
GPIO35	-	-
GPIO36	-	-
GPIO37	-	-

SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LRS3197)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
VID Controller(ASM8272)	0011011x (36)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
CPU Thermal Sensor(G781)	1001100x (9A)
VGA Thermal IC(G781-1)	1001101x (9E)

Device Identification


	CPU Thermal Sensor P/N:	component name
1st	06G023048011	G781F
S		
S		
S		
	Clock Gen P/N:	component name
1st	06G011604010	ICS9LRS3197
S		
S		
	VGA Thermal Sensor	component name
1st	06G023048020	G781-1
S		
S		

PCIE 1	Minicard TV Tuner
PCIE 2	Minicard WLAN
PCIE 3	Newcard
PCIE 4	
PCIE 5	Card reader
PCIE 6	GLAN
PCIE 7	
PCIE 8	

SATA 0	SATA HDD (1)
SATA1	SATA ODD
SATA4	SATA HDD (2)
SATA5	ESATA

USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	USB Port (4)
USB 4	Minicard TV Tuner
USB 5	NewCard
USB 6	
USB 7	
USB 8	WLAN
USB 9	CMOS Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	Finger Printer

JTAG MAPPING



FDI disable: (For discrete graphic)

1. NC: FDI_TX#[0:7], FDI_TX[0:7], FDI_RX#[0:7], FDI_RX[0:7], VCC_AXGSENSE, VSS_AXGSENSE
2. Pull-down to GND via 1K 5% resistors: FDI_LSYNC[0:1], FDI_LSYNC[0:1], FDI_INT, GFX_IMON ~15mW power saving (DG R0.8 P.70)
3. Connected to GND: VCCA_XG, VCCFDIPLL
4. Can be connected to GND directly: DPLL_REF_CLK, DPLL_REF_CLK#
5. Connect to +V1.05S rail: VCCFDIPLL





DG R1.1 P.83:
 FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1] can be ganged together with one resistor.
 On the other hand, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT signals on PCH side can be left as is connect without any power or functional impact.

R0370, R0371, R0372 near U0301A




SKTOCC# pulled to ground on processor. may use to determine if CPU is present

For EC request, to read PECl via EC. Connection: R0317.2 -> Q0301.1 -> U3001.1.18

R0310 don't remove





DRAMPWROK: (DGPU R1.52)




U0301C

SOCKET989





DDR SYSTEM MEMORY - A




U0301D


SOCKET989



DDR SYSTEM MEMORY - B



ASUS Title : CPU(2)_DDR3
 ASUSTeK COMPUTER INC. NB1 Engineer: yun-feng_yan
 Size Project Name Custom N61Jv Rev 1.0
 Date: Friday, December 11, 2009 Sheet 4 of 95




CFG strapping information:

CFG[1:0]: PCI Express Port Bifurcation (Clarksfield Only)
 - 11 : 1 x 16 PEG (Default)
 - 10 : 2 x 8 PEG

CFG[3]: PCIE Static Numbering Lane Reversal (Auburndale Only)
 - 1 : Normal Operation (Default)
 - 0 : Lane Numbers Reversed




CFG[4]: Embedded DisplayPort Detection (Auburndale Only)
 - 1 : Disabled - No Physical Display Port attached to eDP
 - 0 : Enabled - An external Display Port device is connected to eDP

CFG[7]: Fixed for PCI Express 2.0 jitter specifications (Clarksfield)
 - only for early samples pre-ES1 : Connect to GND with 3.01K Ohm 5% resistor






* Note:
 Auburndale Hardware Straps are sampled on asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.
 Clarksfield Hardware Straps are sampled after RSTIN# de-assertion.

Add Jumper to measure power?



Processor Decoupling





CPU XDP connector

5

4

3

2

1

D

D

C


C


B


B


A


A


		Title : NB.....	
ASUSTeK COMPUTER INC. NB1		Engineer: CH_Lin	
Size	Project Name	Rev	
Custom	N61JA	1.0	
Date: Wednesday, November 11, 2009		Sheet	8 of 95





		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: CH_Lin	
Size	Project Name	Rev	
Custom	N61JA	1.0	
Date: Wednesday, November 11, 2009		Sheet	9 of 95





		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: CH_Lin	
Size	Project Name	Rev	
Custom	N61JA	1.0	
Date: Wednesday, November 11, 2009		Sheet	10 of 95




		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: CH_Lin	
Size	Project Name	Rev	
Custom	N61JA	1.0	
Date: Wednesday, November 11, 2009		Sheet	11 of 95



		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: CH_Lin	
Size	Project Name	Rev	
Custom	N61JA	1.0	
Date: Wednesday, November 11, 2009		Sheet	12 of 95



		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: CH_Lin	
Size	Project Name	Rev	
Custom	N61JA	1.0	
Date: Wednesday, November 11, 2009		Sheet	13 of 95

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB6

Engineer: CH_Lin

Size
A

Project Name
N61JA

Rev
1.0

Date: Wednesday, November 11, 2009

Sheet 14 of 95

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB6

Engineer: CH_Lin

Size
A

Project Name
N61JA

Rev
1.0

Date: Wednesday, November 11, 2009

Sheet 15 of 95


5

4


3

2

1






REV 5.2mm
12G025532040




SMBus Slave Address: A0H



Layout Note: Place these caps near SO DIMM 0



Layout Note: Place these caps near SO DIMM 0



STD 9.2mm
12G02553204D




DDR3 Vref

Intel Document Number: 400755

Default M1 →

Near J1601 < 5000 mil

Near J1701 < 5000 mil



For DDR3_VREF command & address.

M3 →

**M3: Processor Generated SO-DIMM VREFDQ
New Requirement**

Option: Mount=R1802,R1803,R1805,R1806
Unmount=R1801,R1804,R1809,M2 block

5

4

3

2

1

D

D

C

C


B

B

A

A

Engineer Name:				Title : VID	
ASUSTeK COMPUTER INC. NB1		Engineer:			
Size	Project Name			Rev	
Custom	N61Jv			1.0	
Date: Wednesday, November 11, 2009		Sheet	19	of	95



RF 預留

414044 Design Guide R1.11 Update: page9

GPIO33:

This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.



Without connecting GPIO33, customers may not be able to override SPI flash contents.

Strap information:

HDA_SPKR: No reboot strap
Low: Disable.
High: Enable

HDA_DOCK_EN#:
1. Flash descriptor security:
Sampled low: in effect.
2. GPIO33 low on the rising edge of PWROK,
will also disable Intel ME.

SPI_MOSI: iTPM strap.
Mount R2015: Enable
Unmount R2015: Disable(default)




R1.2, item L5


MoW36 IboxPeak JTAG requirements:

- ES1 Enable: Mount R2034, R2035, R2036, R2037, R2038, R2039, R2040, R2041, R2014, DNI R2038, R2039, (TDO)
- ES1 Disable: Mount R2040, R2041, R2014, DNI: others.

MoW50 IboxPeak JTAG requirements:




ES2 Mount :R2034, R2035, R2036, R2037, R2038, R2039, R2040, R2041, R2014.




SATA2,3:
EDS 1.0: SATA port2,port3
may not be available in all PCH SKUs.

PCIE 1	TV Tuner
PCIE 2	WLAN
PCIE 3	NewCard
PCIE 4	USB 3.0
PCIE 5	
PCIE 6	LAN
PCIE 7	
PCIE 8	




PCIE7,8:
EDS 1.0: port7,port8 may not be available in all PCH SKUs.



Note: Place these resistors near to PCIe Slots






PCH CLKREQ Setting:










Connected to device.
Default : Clock free run. (PD 10K).
Reserver 10K PU for power saving purpose.



pre-ES1 not support
Reversal Feature






GNT0#,GNT1#: Boot BIOS Strap.

Boot BIOS Strap		
PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)


Sampled on rising edge of PWROK.




GNT3#: A16 swap override Strap/ Top-Block swap override jumper

Low=Enabled A16 swap override/
Top-Block swap override

High=Default





DGPU_SELECT#:
0=dGPU, 1=iGPU



- >H40 AD0
- >N34 AD1
- >C44 AD2
- >A38 AD3
- >C36 AD4
- >J34 AD5
- >A40 AD6
- >D45 AD7
- >E36 AD8
- >H48 AD9
- >E40 AD10
- >C40 AD11
- >M48 AD12
- >M45 AD13
- >M40 AD14
- >M43 AD15
- >M43 AD16
- >J36 AD17
- >K48 AD18
- >F40 AD19
- >C42 AD20
- >M51 AD21
- >K46 AD22
- >J52 AD23
- >L34 AD24
- >F42 AD25
- >AD26 AD26
- >AD27 AD27
- >G46 AD28
- >F44 AD29
- >M47 AD30
- >H36 AD31
- >J50 CBE0#
- >G42 CBE1#
- >H47 CBE2#
- >G34 CBE3#
- PCI_INTA# G38
- PIRQA# H51
- PIROB# H51
- PIROC# B37
- PIROD# A44
- PCI_REQ0# F51
- PCI_REQ1# A46
- PCI_REQ2# B45
- PCI_REQ3# M53
- PCI_GNT0# F48
- PCI_GNT1# K45
- PCI_GNT2# F36
- PCI_GNT3# H53
- PCI_INT# B41
- PCI_INT# K53
- PCI_INT# A36
- PCI_INT# A48
- PCI_IRDY# A42
- PAR H44
- PCI_DEVSEL# F46
- PCI_FRAME# C46
- PCI_LOCK# D49
- PCI_STOP# D41
- PCI_TRDY# C48
- PCI_PME# M7
- PLT_RST# D5
- T2406 1 CLK_PCIO_R N52
- T2412 1 CLK_PCI_FB_R P53
- R2404 1 CLK_KBCPCI_PCH_R P46
- R2406 1 CLK_DEBUG_R P51
- R2407 1 CLK_DBGPCI2_R P48
- OC0#/GPIO55 CLKOUT_PCIO
- OC1#/GPIO40 CLKOUT_PC11
- OC2#/GPIO41 CLKOUT_PC12
- OC3#/GPIO42 CLKOUT_PC13
- OC4#/GPIO43 CLKOUT_PC14
- OC5#/GPIO9
- OC6#/GPIO19
- OC7#/GPIO14

- NV_CE#0 AY9
- NV_CE#1 BD1
- NV_CE#2 AP15
- NV_CE#3 BD8
- NV_DQS0 AV8
- NV_DQS1 BGB
- NV_DQ0/NV_IO0 AP7
- NV_DQ1/NV_IO1 AP8
- NV_DQ2/NV_IO2 AT8
- NV_DQ3/NV_IO3 AT3
- NV_DQ4/NV_IO4 BB1
- NV_DQ5/NV_IO5 AV6
- NV_DQ6/NV_IO6 BA4
- NV_DQ7/NV_IO7 BE4
- NV_DQ8/NV_IO8 BB2
- NV_DQ9/NV_IO9 BDB
- NV_DQ10/NV_IO10 BDB
- NV_DQ11/NV_IO11 JBB
- NV_DQ12/NV_IO12 BC8
- NV_DQ13/NV_IO13 BJ8
- NV_DQ14/NV_IO14 JBB
- NV_DQ15/NV_IO15 JBB
- NV_ALE NV_ALE
- NV_CLE NV_CLE
- NV_RCOMP AU2
- NV_RB# AV7
- NV_WR#0_RE# AY8
- NV_WR#1_RE# AY5
- NV_WE#_CK0 AV11
- NV_WE#_CK1 BF5
- USBP0# JH18
- USBP1# JH18
- USBP2# A18
- USBP3# C18
- USBP4# N20
- USBP5# P20
- USBP6# J20
- USBP7# E20
- USBP8# G20
- USBP9# J20
- USBP10# M22
- USBP11# J22
- USBP12# D21
- USBP13# J22
- USBP14# E22
- USBP15# F22
- USBP16# A22
- USBP17# J24
- USBP18# J24
- USBP19# A24
- USBP20# C24
- USBRBIAS# B25
- USBRBIAS# D25
- OC0#/GPIO55 N16
- OC1#/GPIO40 J16
- OC2#/GPIO41 E16
- OC3#/GPIO42 L16
- OC4#/GPIO43 E14
- OC5#/GPIO9 G16
- OC6#/GPIO19 E12
- OC7#/GPIO14 T15


N61Jv	Recommend settings
0	USB port (I/O/B)
1	USB port(I/O/B)
2	USB port
3	Card Reader(2.0)
4	TV tuner
5	Newcard
6	Cannot use
7	Cannot use
8	WiFi/WiMax
9	Camera
10	3G
11	USB port (5th) or Docking
12	BT (1.1)
13	FP (1.1)




R1.2,item L2





0911, Follow Design Ip swap USB port 3 and Port 11

Place within 500 mils of ICH










GPIO 27: Enable VCCVRM_Low=disable.
Default internal pull up.



T2501	1	GPIO0	Y3
T2590	1	GPIO1	C38
T2593	1	GPIO8	F10
T2595	1	GPIO12	K9
T2596	1	GPIO15	T7
T2596	1	GPIO34	M11
T2502	1	SATA_CLK_REQ#	V6
T2597	1	CLK_REQ6#	H3
T2598	1	CLK_REQ7#	F1
T2599	1	GPIO48	AB6
T2531	1	TP_VSS_NCTF1	A4
T2532	1	TP_VSS_NCTF2	A49
T2533	1	TP_VSS_NCTF3	A5
T2534	1	TP_VSS_NCTF4	A50
T2535	1	TP_VSS_NCTF5	A52
T2536	1	TP_VSS_NCTF6	A53
T2537	1	TP_VSS_NCTF7	B2
T2538	1	TP_VSS_NCTF8	B4
T2539	1	TP_VSS_NCTF9	B52
T2540	1	TP_VSS_NCTF10	B53
T2541	1	TP_VSS_NCTF11	BE1
T2542	1	TP_VSS_NCTF12	BE53
T2543	1	TP_VSS_NCTF13	BE1
T2544	1	TP_VSS_NCTF14	BF53
T2545	1	TP_VSS_NCTF15	BH1
T2546	1	TP_VSS_NCTF16	BH2
T2547	1	TP_VSS_NCTF17	BH52
T2549	1	TP_VSS_NCTF18	BH53
T2550	1	TP_VSS_NCTF19	BJ1
T2551	1	TP_VSS_NCTF20	BJ2
T2552	1	TP_VSS_NCTF21	BJ4
T2553	1	TP_VSS_NCTF22	BJ49
T2554	1	TP_VSS_NCTF23	BJ5
T2555	1	TP_VSS_NCTF24	BJ50
T2556	1	TP_VSS_NCTF25	BJ52
T2557	1	TP_VSS_NCTF26	BJ53
T2558	1	TP_VSS_NCTF27	D1
T2559	1	TP_VSS_NCTF28	D2
T2560	1	TP_VSS_NCTF29	D53
T2562	1	TP_VSS_NCTF30	E1
T2561	1	TP_VSS_NCTF31	E53








ASUS Title : POWER_GND


ASUSTek COMPUTER INC. N61 Engineer: yun-feng yan

Size	Project Name	Rev
C	N61Jv	1.0
Date: Wednesday, November 11, 2009	Sheet	27 of 85

PCH SPI ROM





SPI FLASH TOOL CON 12G06100008K





SMBUS Link device:

[M52J] SPD, CLKGEN, DEBUG, WLAN,
CPU XDP, PCH XDP, VID CONTROLLER
[G50J] FM2010, GAME LED,














R1.1,item 8




Layout note:
 VDD_3.3: 5pin -->0.1uF to each pin
 VDD_IO : 2pin -->0.1uF to each pin










For Keyboard

Main Board



KB LED










IT8752 has built-in level detection for power-on reset circuit

Output Signal

		Title : RST_Reset Circuit
ASUSTeK COMPUTER INC. NB4		Engineer: <i>yun-feng_yan</i>
Size Custom	Project Name N61Jv	Rev 1.0
Date: Tuesday, December 15, 2009		Sheet 32 of 95




AR8131 with overclock: Remove R3315
AR8121: Remove R3315



ground pad要打散熱孔





AR8121: Remove R3313
AR8131: Remove R3314





For AR8131: Remove R3309



AR8121: Remove C3328
AR8131/25MHz: Remove C3328
AR8131/48MHz: Remove C3329 C3330 X3301




4/10 限高問題, 換料為 07G010S22500






07G001250010 3 / 07G028075010 (3/30)

0911, change D3401 and D3402 stuff by default.







Optimus



該部分零件放置于
LVDS Connector J4502 附近






Optimus




Optimus

該部分零件放置于
VGA Connector J4601 附近








Control Signal from PCH



DIGITAL MOAT





AUDIO POWER




ASUS		Title : CODEC ALC 269
ASUSTeK COMPUTER INC. NB2		Engineer: yun-feng yan
Size	Project Name	Rev
Custom	N61Jv	1.0
Date: Friday, December 11, 2009	Sheet	36 of 95

MUTE CONTROL



		Title : AUDIO AMP
ASUSTeK COMPUTER INC. NB2		Engineer: yun-feng_yan
Size Custom	Project Name N61Jv	Rev 1.0
Date: Friday, December 11, 2009	Sheet 37	of 95


INTERNAL MICROPHONE



<Variant Name>


ASUS		Title : MIC
ASUSTeK COMPUTER INC. NB1		Engineer: <i>yun-feng_yan</i>
Size Custom	Project Name N61Jv	Rev 1.0
Date: Friday, December 11, 2009	Sheet 38 of 95	

modify 0410




pin define





CNA	CNB
87214-2000	87214-2000
1- 紅#32	1- 紅#32
2- 白#32	2- 白#32
3- 銅絲#30	3- 銅絲#30
4- 綠#32	4- 綠#32
5- 白#32	5- 白#32
6- 銅絲#30	6- 銅絲#30
7- 黑#30	7- 黑#30
8- 棕#30	8- 棕#30
9- 黃#32	9- 黃#32
10- 白#32	10- 白#32
11- 銅絲#30	11- 銅絲#30
12X	
13- 紅#32	13- 紅#32
14- 綠#32	14- 綠#32
15- 黃#32	15- 黃#32
16- 綠#32	16- 綠#32
17- 藍#30	17- 藍#30
18- 紫#32	18- 紫#32
19- 灰#32	19- 灰#32
20- 白#30	20- 白#30





Follow U50 IO cable

GP








Pin2 internal pull-up 75K
3,7,24,30,32,33,43,53,54,68,70 BUF_PLT_RST#



AU6433-GLF:02G630001530
AU6433-GEF:02G630001521.




xD Pin-assignment

Pin#	PinName
Xd No. 0	CD
Xd No. 1	GND
Xd No. 2	R/-B
Xd No. 3	-RE
Xd No. 4	-CE
Xd No. 5	CLE
Xd No. 6	ALE
Xd No. 7	-WE
Xd No. 8	-WP
Xd No. 9	GND
Xd No. 10	D0
Xd No. 11	D1
Xd No. 12	D2
Xd No. 13	D3
Xd No. 14	D4
Xd No. 15	D5
Xd No. 16	D6
Xd No. 17	D7
Xd No. 18	VCC


MS Pin-assignment

SD Pin-assignment

Pin#	PinName
MS No. 1	GND
MS No. 2	BS
MS No. 3	DATA1
MS No. 4	SDIO/DATA0
MS No. 5	DATA2
MS No. 6	INS
MS No. 7	DATA3
MS No. 8	SCLK
MS No. 9	VCC
MS No. 10	GND




0911, Follow Design Ip swap USB port 3 and Port 11




Fix MS Duo adaptor short issue.
(SD_DATA1, SD_DATA2, XD_GND short, XD_CD# may be possible short)

For AU6433-GLF: No stuff All
For AU6433-GEF: Stuff Q4000, Q4001, Q4003, R4010



Main Board

		Title : HDMI Switch
ASUSTeK COMPUTER INC. NB4		Engineer: <i>yun-feng_yan</i>
Size	Project Name	Rev
B	N61Jv	1.0
Date: Wednesday, November 11, 2009		Sheet 41 of 95

Main Board

D

D

C


C

B

B

A

A

		Title : CB_****	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>yun-feng_yan</i>	
Size A	Project Name N61Jv		Rev 1.0
Date: <i>Wednesday, November 11, 2009</i>		Sheet	<i>42</i> of <i>95</i>



5

4



3

2




1







12G161300261



RF 預留










ASUS		Title : CB_NewCard	
ASUSTEK COMPUTER INC. NB4		Engineer: <i>yun-feng_yan</i>	
Size Custom	Project Name N61Jv	Date Friday, December 11, 2009	Rev 1.0
		Sheet 43	of 95







ASUS		Title : BUG_Debug	
ASUSTeK COMPUTER INC. NB4		Engineer: yun-feng_yan	
Size	Project Name	Rev	
Custom	N61Jv	1.0	
Date: Friday, December 11, 2009	Sheet	44	of 95

LCD Power






PLACE ESD Diodes near connector



Main Board





Title : Display Port

ASUSTeK COMPUTER INC. NB4



Engineer: Yun-feng_yan

Size	Project Name	Rev
A	N61Jv	1.0


Optimus



HDMI_TXNC	R4845	Hybrid	2	00hm	TMDS_CLKN_O
HDMI_TXPC	R4846	Hybrid	2	00hm	TMDS_CLKP_O
HDMI_TXN0	R4847	Hybrid	2	00hm	TMDS_DATA0N_O
HDMI_TXP0	R4848	Hybrid	2	00hm	TMDS_DATA0P_O
HDMI_TXN1	R4849	Hybrid	2	00hm	TMDS_DATA1N_O
HDMI_TXP1	R4850	Hybrid	2	00hm	TMDS_DATA1P_O
HDMI_TXN2	R4851	Hybrid	2	00hm	TMDS_DATA2N_O
HDMI_TXP2	R4852	Hybrid	2	00hm	TMDS_DATA2P_O




Main Board

		Title : TV_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet	49 of 95


CPU Thermal Sensor

PHILIP PMBS3904
Place in the center of CPU socket.




SMBUS addr=1001100x (9A)


U5002: Remote(Local) thermal sensor,use remote mode.




PWM Fan







ODD





HDD




		Title : HDD & ODD	
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size	Project Name		Rev
B	N61Jv		1.0
Date: Friday, December 11, 2009		Sheet	51 of 95



USB3.0/USB 2.0 ESD-Protection




12G131010095----USB3
12G13106004V----USB2



WLAN

Shirley Peak/ Echo Peak



WLAN RF Control by H/W:

H=RF disable; L=RF on.
GPIO power plane: +3VA

WLAN RF Control by S/W:


L=RF disable; H=RF on.

BUF_PLT_RST# 3,7,24,30,32,33,40,43,54,68,70

SMB_CLK_S 7,16,17,28,29,44
SMB_DAT_S 7,16,17,28,29,44


USB_PN8 24
USB_PP8 24

R1.1,item 3



footprint 12G03000052B
BOM 注意 12G03000052B

R1.1,item L1




4/8 change WLAN switch
12G09107003D

Modify: 0420


WLAN +3VAUX bypass capacitor:

Place 0.1UF near pin 2,24,52,39 41.
Place 10UF near +3VAUX_WLAN source side.



WLAN +1.5VS bypass capacitor:

Place 0.1UF near pin 6,28,48.
Place 10UF near +1.5VS source side.



WLAN NUT for :




Minicard spec R1.2:
Full size card= 2pcs.
Half size card= 2pcs.



13G021029050

ASUS		Title :MINICARD(WLAN)	
ASUSTeK COMPUTER INC. NB6		Engineer: Yun-feng_yan	
Size	Project Name		Rev
Custom	N61Jv		1.0
Date: Friday, December 11, 2009		Sheet	53 of 95

TV



Parts Difference with Design IP


Part	Design IP
N52	Design IP
R5438	none
R5439	none
R5440	none
R5441	none
SL5403	none
SL5404	none
R5442	none
R5443	none
い惠	none
J5304	J5304
H5303	H5303
H5304	H5304

簿 P65

Net Difference with Design IP

Net	Design IP
N52	Design IP
PCIE_RXN4_TV	PCIE_RXN5_TV
PCIE_RXP4_TV	PCIE_RXP5_TV
PCIE_TXN4_C	PCIE_TXN5_TV
PCIE_TXP4_C	PCIE_TXP5_TV
TV_ON_C	none
USB_PN6	USB_PN6_TV
USB_PP6	USB_PP6_TV

Module Name	Interface	Function
MC770A	USB	ATV+ DVB-T
MC872-1D	USB	DVB-T only



5

4

3

2

1

D

D

C

C

B

B

A

A



Title : SIO_****

ASUSTeK COMPUTER INC. NB4

Engineer: Yun-feng_yan

Size
A

Project Name
N61Jv

Rev
1.0

Date: Wednesday, November 11, 2009

Sheet 55 of 95

5


4

3


2

1


For SATA LED




For Battery LED




For BT/WLAN LED




For Caps. Lock





For NUM. Lock




L-SubBoard connect




FPC CON 14P 0.5mm,R/A,(B),SMT
12G18310140C




R-SubBoard connect



WtoB CON 12P,1.0mm,R/A,SMT
12G171010124




2009/5/18 add D5601 for EMI request





07G001250010 3 / 07G028075010 (3/30)


For PWR LED



2009/5/18 change




Remove +2.5Vs is for ATI GFX




ASUS		Title : DSG_Discharge	
ASUSTEK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size Custom	Project Name N61Jv	Date: Friday, December 11, 2009	Rev 1.0
		Sheet 57	of 95

POWER GOOD DETECTOR




2008-08-04, James Wu add.


Main Board

		Title : DJ_****	
ASUSTeK COMPUTER INC. NB4		Engineer: CH_Lin	
Size	Project Name	Rev	
C	N61JA	1.0	
Date: Wednesday, November 11, 2009		Sheet	59 of 85

DC IN





BAT IN













Bluetooth Conn.

For bluetooth



Co-layout for EMI




ASUS		Title : BT	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Yun-feng_yan</i>	
Size Custom	Project Name N61Jv		Rev 1.0
Date: Friday, December 11, 2009		Sheet 61 of 95	




POWER BOARD



018 change to P/N:14G152231000




Power LED




R2.1
ALL POWER LED
P/N change 07G015L0008A


POWER SW






Eagle Eye














A: S04172 B: S04173




ADD POWER LED




FUNCTION BOARD



CPU (F : S04153)




GPU (G : S04170)




HOLD




A: S04148




C: S04150




E: S04152




H: S04171




K: S04157






L: S04158




M: S04159



N: S04160



O: S04161



	5	4	3	2	1
D					
C					
B					
A					



Title : ESA_ESATA

ASUSTeK COMPUTER INC. NB4

Engineer: Yun-feng_yan

Size	Project Name	Rev
A	N61Jv	1.0
Date: Wednesday, November 11, 2009		Sheet 66 of 95

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :PCH_XDP, ONFI

ASUSTeK COMPUTER INC. NB4

Engineer: Yun-feng_yan

Size	Project Name	Rev
A	N61Jv	1.0

Date: **Wednesday, November 11, 2009**

Sheet **67** of **95**

5


4

3


2

1


PCI Express Interface
trace最大線長為12.5cm(6 inches).



(1)USB3.0 Interface trace最大線長為10cm(4 inches).
(2)USB Interface differential trace tolerance = 0.12mm(5 mil).



從南橋找一根可以發SMI的GPI pin, PWR Plate is Main PWR.
可以接受外部輸入48MHz Clock. 若要拉板子上的Clock, 請參考USB3.0 datasheet.






P12管N12 Layout, 請參考N12 Layout guide_Page31.

USB Beta

USB3.0	uPD720200
REV.	U3_03B BETA

UPD720200
/X/UPD720200



ASUS Title: USB 3.0_NEC
 ASUSTek COMPUTER INC. N44 Engineer: Yun-feng_yan
 Size: Project Name: N61Jv Rev: 1.0
 Date: Friday, December 11, 2009 Sheet: 66 of 95

0.3B Beta





Title : USB 3.0_NEC (2)

ASUSTeK COMPUTER INC. NB4


Engineer: *yun-feng_yan*

Size	Project Name	Rev
A	N61Jv	1.0
Date: Wednesday, November 11, 2009		Sheet 69 of 95








PCIEB_RXN15	C7045	2	0.1UF/16V	PCIEG_TXN15
PCIEB_RXN15	C7046	1	0.1UF/16V	PCIEG_TXP15
PCIEB_RXN14	C7047	1	0.1UF/16V	PCIEG_TXN14
PCIEB_RXN14	C7048	1	0.1UF/16V	PCIEG_TXP14
PCIEB_RXN13	C7049	1	0.1UF/16V	PCIEG_TXN13
PCIEB_RXN13	C7050	1	0.1UF/16V	PCIEG_TXP13
PCIEB_RXN12	C7051	1	0.1UF/16V	PCIEG_TXN12
PCIEB_RXN12	C7052	1	0.1UF/16V	PCIEG_TXP12
PCIEB_RXN11	C7053	1	0.1UF/16V	PCIEG_TXN11
PCIEB_RXN11	C7054	1	0.1UF/16V	PCIEG_TXP11
PCIEB_RXN10	C7055	1	0.1UF/16V	PCIEG_TXN10
PCIEB_RXN10	C7056	1	0.1UF/16V	PCIEG_TXP10
PCIEB_RXN9	C7057	1	0.1UF/16V	PCIEG_TXN9
PCIEB_RXN9	C7058	1	0.1UF/16V	PCIEG_TXP9
PCIEB_RXN8	C7059	1	0.1UF/16V	PCIEG_TXN8
PCIEB_RXN8	C7060	1	0.1UF/16V	PCIEG_TXP8
PCIEB_RXN7	C7061	1	0.1UF/16V	PCIEG_TXN7
PCIEB_RXN7	C7062	1	0.1UF/16V	PCIEG_TXP7
PCIEB_RXN6	C7063	1	0.1UF/16V	PCIEG_TXN6
PCIEB_RXN6	C7064	1	0.1UF/16V	PCIEG_TXP6
PCIEB_RXN5	C7065	1	0.1UF/16V	PCIEG_TXN5
PCIEB_RXN5	C7066	1	0.1UF/16V	PCIEG_TXP5
PCIEB_RXN4	C7067	1	0.1UF/16V	PCIEG_TXN4
PCIEB_RXN4	C7068	1	0.1UF/16V	PCIEG_TXP4
PCIEB_RXN3	C7069	1	0.1UF/16V	PCIEG_TXN3
PCIEB_RXN3	C7070	1	0.1UF/16V	PCIEG_TXP3
PCIEB_RXN2	C7071	1	0.1UF/16V	PCIEG_TXN2
PCIEB_RXN2	C7072	1	0.1UF/16V	PCIEG_TXP2
PCIEB_RXN1	C7073	1	0.1UF/16V	PCIEG_TXN1
PCIEB_RXN1	C7074	1	0.1UF/16V	PCIEG_TXP1
PCIEB_RXN0	C7075	1	0.1UF/16V	PCIEG_TXN0
PCIEB_RXN0	C7076	1	0.1UF/16V	PCIEG_TXP0


Close to U7001




PCIEG_TXP0	AM17	PCIEG_TXN0	AM17
PCIEG_RXP0	AM17	PCIEG_RXN0	AM17
PCIEG_TXP1	AM18	PCIEG_TXN1	AM18
PCIEG_RXP1	AM18	PCIEG_RXN1	AM18
PCIEG_TXP2	AM19	PCIEG_TXN2	AM19
PCIEG_RXP2	AM19	PCIEG_RXN2	AM19
PCIEG_TXP3	AM20	PCIEG_TXN3	AM20
PCIEG_RXP3	AM20	PCIEG_RXN3	AM20
PCIEG_TXP4	AM21	PCIEG_TXN4	AM21
PCIEG_RXP4	AM21	PCIEG_RXN4	AM21
PCIEG_TXP5	AM22	PCIEG_TXN5	AM22
PCIEG_RXP5	AM22	PCIEG_RXN5	AM22
PCIEG_TXP6	AM23	PCIEG_TXN6	AM23
PCIEG_RXP6	AM23	PCIEG_RXN6	AM23
PCIEG_TXP7	AM24	PCIEG_TXN7	AM24
PCIEG_RXP7	AM24	PCIEG_RXN7	AM24
PCIEG_TXP8	AM25	PCIEG_TXN8	AM25
PCIEG_RXP8	AM25	PCIEG_RXN8	AM25
PCIEG_TXP9	AM26	PCIEG_TXN9	AM26
PCIEG_RXP9	AM26	PCIEG_RXN9	AM26
PCIEG_TXP10	AM27	PCIEG_TXN10	AM27
PCIEG_RXP10	AM27	PCIEG_RXN10	AM27
PCIEG_TXP11	AM28	PCIEG_TXN11	AM28
PCIEG_RXP11	AM28	PCIEG_RXN11	AM28
PCIEG_TXP12	AM29	PCIEG_TXN12	AM29
PCIEG_RXP12	AM29	PCIEG_RXN12	AM29
PCIEG_TXP13	AM30	PCIEG_TXN13	AM30
PCIEG_RXP13	AM30	PCIEG_RXN13	AM30
PCIEG_TXP14	AM31	PCIEG_TXN14	AM31
PCIEG_RXP14	AM31	PCIEG_RXN14	AM31
PCIEG_TXP15	AM32	PCIEG_TXN15	AM32
PCIEG_RXP15	AM32	PCIEG_RXN15	AM32
PCIEG_TXP0	AP34	PCIEG_TXN0	AP34
PCIEG_RXP0	AP34	PCIEG_RXN0	AP34

N10P_GE









VGA






LVDS




RAM_CFG[3:0]	Definitions	ROM_SI
0010	Hynix 64Mx16 DDR3	R7319 15kohm down
0011	Samsung 64Mx16 DDR3	R7319 20kohm down




HDMI



Xtal



Other




U7001O

AA11	GND3	GND99	E18
AA12	GND4	GND98	E19
AA13	GND5	GND100	E20
AA14	GND6	GND101	E21
AA15	GND7	GND102	E22
AA16	GND8	GND103	E23
AA17	GND9	GND104	E24
AA18	GND10	GND105	E25
AA19	GND11	GND106	E26
AA20	GND12	GND107	E27
AA21	GND13	GND108	E28
AA22	GND14	GND109	E29
AA23	GND15	GND110	E30
AA24	GND16	GND111	E31
AA25	GND17	GND112	E32
AA26	GND18	GND113	E33
AA27	GND19	GND114	E34
AA28	GND20	GND115	E35
AA29	GND21	GND116	E36
AA30	GND22	GND117	E37
AA31	GND23	GND118	E38
AA32	GND24	GND119	E39
AA33	GND25	GND120	E40
AA34	GND26	GND121	E41
AA35	GND27	GND122	E42
AA36	GND28	GND123	E43
AA37	GND29	GND124	E44
AA38	GND30	GND125	E45
AA39	GND31	GND126	E46
AA40	GND32	GND127	E47
AA41	GND33	GND128	E48
AA42	GND34	GND129	E49
AA43	GND35	GND130	E50
AA44	GND36	GND131	E51
AA45	GND37	GND132	E52
AA46	GND38	GND133	E53
AA47	GND39	GND134	E54
AA48	GND40	GND135	E55
AA49	GND41	GND136	E56
AA50	GND42	GND137	E57
AA51	GND43	GND138	E58
AA52	GND44	GND139	E59
AA53	GND45	GND140	E60
AA54	GND46	GND141	E61
AA55	GND47	GND142	E62
AA56	GND48	GND143	E63
AA57	GND49	GND144	E64
AA58	GND50	GND145	E65
AA59	GND51	GND146	E66
AA60	GND52	GND147	E67
AA61	GND53	GND148	E68
AA62	GND54	GND149	E69
AA63	GND55	GND150	E70
AA64	GND56	GND151	E71
AA65	GND57	GND152	E72
AA66	GND58	GND153	E73
AA67	GND59	GND154	E74
AA68	GND60	GND155	E75
AA69	GND61	GND156	E76
AA70	GND62	GND157	E77
AA71	GND63	GND158	E78
AA72	GND64	GND159	E79
AA73	GND65	GND160	E80
AA74	GND66	GND161	E81
AA75	GND67	GND162	E82
AA76	GND68	GND163	E83
AA77	GND69	GND164	E84
AA78	GND70	GND165	E85
AA79	GND71	GND166	E86
AA80	GND72	GND167	E87
AA81	GND73	GND168	E88
AA82	GND74	GND169	E89
AA83	GND75	GND170	E90
AA84	GND76	GND171	E91
AA85	GND77	GND172	E92
AA86	GND78	GND173	E93
AA87	GND79	GND174	E94
AA88	GND80	GND175	E95
AA89	GND81	GND176	E96
AA90	GND82	GND177	E97
AA91	GND83	GND178	E98
AA92	GND84	GND179	E99
AA93	GND85	GND180	E100
AA94	GND86	GND181	E101
AA95	GND87	GND182	E102
AA96	GND88	GND183	E103
AA97	GND89	GND184	E104
AA98	GND90	GND185	E105
AA99	GND91	GND186	E106
AA100	GND92	GND187	E107
AA101	GND93	GND188	E108
AA102	GND94	GND189	E109
AA103	GND95	GND190	E110
AA104	GND96	GND191	E111
AA105	GND97	GND192	E112
AA106	GND98	GND193	E113

GPIO

External thermal sensor




GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	NVGEM
1	IN	N/A	HDMI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID 0
6	OUT	N/A	FBVDD VID 0
7	OUT	N/A	FBVDD VID 1
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
12	IN	N/A	AC DETECT
13	OUT	N/A	PS CONTROL
14	OUT	N/A	PS CONTROL

Pull high for Nvidia request




Pull high on EC







N11P-GV1 (N61Jv)

	GPU_VID_1	GPU_VID_0	+VGA_VCORE_0
p0			0.85V
p8			0.85V
p12			0.85V

GPIO5	GPIO6	VGA_VCORE	
0	0	0.8	-10%
0	1	0.85	-5%
1	0	0.9	Normal
1	1	0.95	+5%



VGA Thermal



5

4

3

2

1

D

D

C

C

B

B

A

A



Title <Title>			
Size A	Document Number <Doc>	Rev <RevCode>	
Date:	Wednesday, November 11, 2009	Sheet 77 of 95	


5

4





3




2

1





7/15 Change R7606 and C7604 for power on sequence






		Title : EMI
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan
Size A	Project Name N61Jv	Rev 1.0
Date: Monday, December 14, 2009		Sheet 79 of 95



STD version :1.1g(09/08/21)





Power stage	+3VSUS
1. I/P Current:	
$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.375A$	
2. Ripple Current:	
$I_{rip} = 1.152A$	
$I_{spec} = 2.5A \text{ } \odot 1$	
BC Dynamic:	
$I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 1.55A$	
ESR / 1 pcs = 15mohm	
) V = 23.25mV	
3. Inductor Spec:	
I sat = 10 A	
I dc = 5.5 A	
DCR = 37 mohm	
4. MOSFET Spec:	
H-side MOSFET: EMB20N03V	
Rds(ON) = 23 mohm (Vgs=4.5 V)	
I cont = 8 A (T=25)	
I peak = 32A (Pause \geq 10 us)	
L-side MOSFET: EMB20N03V	
Rds(ON) = 23 mohm (Vgs=4.5 V)	
I cont = 8 A (T=25)	
I peak = 32 A (Pause \geq 10 us)	

Power stage	+5VSUS
1. I/P Current:	
$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 2.082A$	
2. Ripple Current:	
$I_{rip} = 1.012A$	
$I_{spec} = 2.5A \text{ } \odot 1$	
BC Dynamic:	
$I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.58A$	
ESR / 1 pcs = 15 mohm	
) V = 38.72mV	
3. Inductor Spec:	
I sat = 10 A	
I dc = 5.5 A	
DCR = 37 mohm	
4. MOSFET Spec:	
H-side MOSFET: EMB20N03V	
Rds(ON) = 23 mohm (Vgs=4.5 V)	
I cont = 8 A (T=25)	
I peak = 32A (Pause \geq 10 us)	
L-side MOSFET: RJK0355DPA-00-J0 WPAK	
Rds(ON) = 11.8 mohm (Vgs=4.5 V)	
I cont = 30 A (T=25)	
I peak = 120 A (Pause \geq 10 us)	

Controller	+3VSUS
1. Voltage & Current:	
$+3VSUS = 3.3V @ 6.73A$	
2. Frequency:	
fosc = 375KHz	
3. OCP:	
Set PR8109 = 402Kohm	
Iocp = 8.74A	
4. Soft start time:	
Tss = 2ms	
5. Inrush Current:	
C total = 100 uF	
I inrush = 0.165 A	

Controller	+5VSUS
1. Voltage & Current:	
$+5VSUS = 5V @ 5.27A$	
2. Frequency:	
fosc = 300KHz	
3. OCP:	
Set PR8112 = 402Kohm	
Iocp = 17A	
8. Soft start time:	
Tss = 2ms	
10. Inrush Current:	
C total = 100 uF	
I inrush = 0.275 A	





GPU_VID0	GPU_VID1	VGA_VCORE	
0	0	0.8	-10%
0	1	0.85	-5%
1	0	0.9	Normal
1	1	0.95	+5%

Controller

1. Voltage & Current:
+VGA_VCORE: 28A

2. Frequency:
Ton=3.85p* $R_t(ON)$ -05=0.3us
Frequency=Vout/(Vin* T_{on})=500KHZ

3. OCP:
Set PR8207=22KOhm
Iocp=Rocp*20/Rds(on)=57A

4. Soft start time:
Soft-Star duration is 1.35ms

5. Inrush Current:
C total =220uF
I inrush=0.163A

Power stage

1. IP Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 3.73A$

2. Ripple Current:
Iripple=3.74A

3.ripple voltage:
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=3.3mohm
V=6.831mV

4. Inductor Spec: 3. OCP:
Isat=25A
I_{dc}=15.5A
DCR=5.5mohm

5. MOSFET Spec:
H-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
I_{cont}=30A (T=25)
I_{peak}=120A (Pause<10us)

L-side MOSFET: RJK0353
Rds(on)=7.6mOhm (Vgs=4.5V)
I_{cont}=35A (T=25)
I_{peak}=140A (Pause<10us)


<Variant Name>

ASUS Title: Power_+VGA_VCORE


ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
C	Omega	1.0

Date: Friday, December 11, 2009 Sheet 82 of 1



H_VTTVID1	+VTT_CPU
1	1.05V
0	1.1V




Controller

- Voltage & Current:**
+VTT_CPU=1.05V@25A
- Frequency:**
 $Ton = 3.85p * Rt(on) / Vin - 0.5 = 0.3us$
 $Frequency = Vout / (Vin * Ton) = 500KHZ$
- OCP:**
Set PR8306=20KOhm
 $I_{ocp} = R_{ocp} * 20 / R_{ds(on)} = 52A$
- Soft start time:**
Soft-Star duration is 1.35ms
- Inrush Current:**
 $C_{total} = 220 uF$
 $I_{inrush} = 0.16 A$

Power stage

- I/P Current:**
 $I_{in} = Vo * Io / (0.75 * Vin) = 2.1A$
- Ripple Current:**
Ripple=5A
- Dynamic:**
 $I_{peak} = 1.98A$
 $DCR = 3.3mohm$
 $V = 6.534mV$
- Inductor Spec:**
 $I_{sat} = 40A$
 $I_{dc} = 25A$
 $DCR = 1.8mOhm$
- MOSFET Spec:**
H-side MOSFET: RJK0355
 $R_{ds(on)} = 16.5mOhm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25$)
 $I_{peak} = 120A$ (Pause < 10us)

L-side MOSFET: RJK0353
 $R_{ds(on)} = 7.6mOhm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 35A$ ($T = 25$)
 $I_{peak} = 140A$ (Pause < 10us)




Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.73A$
- Ripple Current:**
 $I_{rip} = 1.08A$
 $I_{spec} = 2.5A @ 1\text{ pcs}$
- Inductor Spec:**
 $I_{sat} = 14A$
 $I_{dc} = 8A$
 $DCR = 18\text{ mohm}$


Controller

1. Voltage & Current: +1.8VS@1.62A	6. Enable Voltage: V = 1.6V
2. Frequency: Fosc=600KHz	7. Soft start time: Tss=120us
3. Current Limit: 6A	8. Inrush Current: C total = 54 uF I inrush = 0.473A
4. Continue Current: 3.75A	
5. POR: POR Hysteresis = 0.2V V on = 2.8V	

SUSB#_PWR POWER



SUSC#_PWR POWER



<Variant Name>

ASUS		Title : Power_Load_Switch
ASUSTek COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom		1.0
Date: Friday, December 11, 2009	Sheet 85 of 95	

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title: Power_good_detector	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Thursday, December 10, 2009		Sheet	86 of 95


5

4


3


2

1



<Variant Name>

		Title : Power_for_test
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom		1.0
Date: Friday, December 11, 2009	Sheet	87 of 95




Power stage

- I/P Current:**
 $I_{in} = V_o * I_o / (0.85 * V_{in}) = 2.93 A$
- Ripple Current:**
 $I_{ripple} = 9.9 A$
- Dynamic:**
 $I_{peak} = 45 A$
 $ESR = 2.25 m\Omega$
 $V = 91.1 mV$
- Inductor Spec:**
 $I_{dc} = 38.8 A$
 $I_{temp} = 32.5 A$
 $DCR = 1.1 m\Omega$
- MOSFET Spec:**
 R-side MOSFET: RJK0355 L-side MOSFET: RJK0355
 $R_{ds(on)} = 16.5 m\Omega$ (Vgs=4.5V) $R_{ds(on)} = 16.5 m\Omega$ (Vgs=4.5V)
 $I_{cont} = 30 A$ (T=25) $I_{cont} = 30 A$ (T=25)
 $I_{peak} = 120 A$ (Pause<10us) $I_{peak} = 120 A$ (Pause<10us)
- CPU MLCC:** 16*10uF

Controller

- Voltage & Current:**
 $V_{core} = 1.05V/45A$
- Frequency:**
 $CCM: F_{sw} = 300 * 33 / R_{FS} = 300 KHZ$
- OCP:**
 $V_{ocet} = 25 * I_{lim} * R_{sense}$
 $I_{lim} = 35.5 * 2 = 71 A$
- Slew rate:**
 $Slewrate = I_{ss} / C = 100 uA / 10 nF = 10 mV/uS$
- Inrush Current:**
 $C_{total} = 940 uF$
 $I_{inrush} = 0.165 A$
- Droop Resistance:**
 $R_{droop} = R1 / R2 * 10 * R_{sense} = 2 m\Omega$



- AC IN detec: 17.4V
- MB39A132_VREF= 5.0V
- Input limit:
 $65W: I_{limit_current} = (V_{adj} - 0.075) / (25 * R_s)$
 $= (1.646 - 0.075) / (25 * 0.02) = 3.14A$
 330K-162K
 $90W: 100K - 86.6K : I_{limit_current} = 4.49A$
- Charging Voltage:

VSET_EC	2S	3S	4S
2.9894	3.399	12.598	16.797

- Charging current:

ISET_EC	ICHG	Ps
1.3071	1492	1P
2.1094	2500	2P
3.3	3996	3P

Controller

- Frequency:
fosc(KHz) = 17000 / RT=515KHz
- OCP:
Ioc=0.2/Rs = 10A
- Soft start time:
ts(s) = 0.26 * CS(uF)=0.26*0.1 = 26ms
- Inrush current(3S):
Iinrush = C * V/t=9.7mA

Power stage


- IP Current(3S2P):
Iin = Vo * Io / (0.75 * Vin) = 2.21A
Iin choke rat = 6A
- Ripple Current(3S2P):
Iripple=1.18A
- Inductor Spec:
Isat=8.0A
I dc=4.5A
DCR=60mohm
- MOSFET Spec:
H&L-side MOSFET:EMB20N03V
Rds(ON)=23e (typ) 31(max)mohm (Vgs=4.5V)
I cont = 8 A (T=25)
I peak = 32 A

BATSEL_0	BATSEL_1	CELLS
1	1	2S
1	0	2S
0	1	3S
0	0	4S

EC Code: 202


$$(I_{in} * R_s + 0.003) * 25 = 2.33 \quad I_{in} = 4.5A$$

POWER LIMIT CIRCUIT





<Variant Name>

		Title : Power_Charger
ASUSTek Computer INC.		Engineer: Limy_Ii
Size A3	Project Name F83T	Rev 2.1G
Date: Friday, December 11, 2009		Sheet 90 of 95



0.75VS / 1A




Controller

- Voltage & Current:**
1.5V: 16.45A
- Frequency:**
Ton=3.85p* R_t (on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)=500KHZ
- OCP:**
Set PR9107=20kohm
Iocp=Rocp*20/Rds(on)=48A
- Soft start time:**
Soft-Star duration is 1.35ms
- Inrush Current:**
C total =220uF
I inrush=0.163A

Power stage

- IP Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 3.6A$
- Ripple Current:**
Iripple=5A
- ripple voltage:**
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=10mohm
V=20.7mV
- Inductor Spec:**
Isat=36A
I_{dc}=18A
DCR=3.3mohm
- MOSFET Spec:**
H-side MOSFET: RJK0355
Rds(on)=16.5mOhm (Vgs=4.5V)
I_{cont}=30A (T=25)
I_{peak}=120A (Pause<10us)
L-side MOSFET: RJK0353
Rds(on)=7.6mOhm (Vgs=4.5V)
I_{cont}=35A (T=25)
I_{peak}=140A (Pause<10us)



Power stage

- IP Current:**
 $I_{in} = V_o / (0.75 \cdot V_{in}) = 1.33 \text{ A}$
- Ripple Current:**
 $I_{ripple} = 3 \text{ A}$
- Ripple Voltage:**
 $V_{ripple} = I_{ripple} \cdot ESR = 13.5 \text{ mV}$
- Dynamic:**
 $I_{peak} = 10 \text{ A}$
 $ESR = 4.5 \text{ mohm}$
 $V = 40.5 \text{ mV}$
- Inductor Spec:**
 $I_{sat} = 25 \text{ A}$
 $I_{dc} = 15.5 \text{ A}$
 $R_{dcmax} = 5.5 \text{ mOhm}$
 $R_{dc} = 5 \text{ mOhm}$
- MOSFET Spec:**
 H-side and L-side MOSFET: RJK0355
 $R_{ds(on)} = 11.8 \text{ mOhm}$ ($V_{gs} = 4.5 \text{ V}$)
 $I_{cont} = 30 \text{ A}$ ($T = 25$)
 $I_{peak} = 120 \text{ A}$ (Pause < 10us)

Controller


- Voltage & Current:**
 $+VGT_CORE: 1 \text{ V} / 15 \text{ A}$
- Frequency:**
 $Ton = C_{ton} \cdot (R_{ton} + 6.5 \text{ K})$
 $C_{ton} = 16.26 \text{ pF}$
 $f_{sw} = 309 \text{ KHZ}$
- OCP:**
 $V_{ocst} = 40 \times I_{lim} \times R_{sense}$
 $I_{max} = 30 \text{ A}$
- On time:**
 $Ton = T_{sw} \cdot (V_{fb} + 0.075) / V_{in} = 354 \text{ ns}$
- Load Line:**
 $R_{droop} = A_{ix} \cdot R_{sense} \cdot R_1 / R_2 = 7 \text{ mohm}$


- 1.將58頁+3V0改為+3VSUS.
2. Add change SL3801 to 330hm Resistor for ESD
- 3.change D3401 and D3402 stuff by default.
- 4.Follow Design Ip swap USB port 3 and Port 11
5. change SL3402,SL3403,SL3404,SL3405,SL3406,SL3407,SL3408,SL3409 to 0402 SL
- 6.Change R5638 to 5V, eagle eye,add power led to 5V for prevent eagle eye,add power led will flash when insert AC.
- 7.Mount C3634,C3635,C3409,C5607,D4505,D4506,change R6301 from 27.4ohm to 1K,reverse D6402 for EMI suggestion.
- 8.Change card reader from port3 to port11 for follow Design IP.
- 9.Change R4007,R4012 footprint to 0603 for power.
- 10.Add R0638 for ATS graphic power test.
- 11.Add U6802,R6811,R6812,C6861,C6862,C6863,C6864 and SL6802 for USB30 +1.05V support.
- 12.Change R3021,R3023 to 100K for follow EC Design IP.
- 13.umount R0605.
- 14.Stuff R0606.
- 15.Delete SL3313.
- 16.umount R7404.
- 17.change EC8512 to EC8570.
- 18.Add USB2.0 signal Switch U5201.
- 19.JP5401 don't be short.
- 20.EC SMB1 Pull High to +3VSUS.
- 21.Add Support NB290 schematic-----Page61.
- 22.Delete DGPU HDMI output.
- 23.Add thermal sensor G709 Support.

ER----->>>> PR

- 1.change SL4513 to R4509;----P45
- 2.change R3554,Pin2 from DGPU_PWR0K to DGPU_HOLD_RST# ,Change R3555.Pin1 Pull High to +5VS,Add C3510,C3511;----P35
- 3.connect U6802.Pin7 to R6811.Pin2;----P68
- 4.Add SL6322,change LED6306,LED6307,LED6308,LED6309,LED6310,LED6311 Pin1 from +5VA/SUS_IOR to +5V_IOR.----P63
- 5.Change J6303 part number to 14G152231000;----P63
- 6.Add C6213,C6214,C6215, Add GND_AUDIO_IO for headphone speaker;----P62
- 7.Mount D6001;----P60
- 8.Add USB2.0 Port J5201;----P52
- 9.Mount C4611,C4612;----P46
- 10.change R2533 from 10k to 100k;----P25
- 11.change R4512 to 1k for samsung panel voltage;----P45
- 12.Umount R5817;-----P58
- 13.Add 07G001007100 Second source 07G001007230---D2205,D2206,D2207,D3207,D4401,D5800
- 14.Add C3203-----P32;
- 15.Q3550,R3556,D3510,R3558,C3502 for VGA_CORE_PWRGD;----P35
- 16.Delete R3602;-----P36
- 17.Umount U5002,C5007,C5001,Q5001;----P50
- 18.Delete CN5601,Add C5616,C5617,C5618,C5619 for EMI;----P56
- 19.Add C6303,C6304 for EMI;----P63
- 20.Add L6204,RN6201,RN6301,L6302,D6301 for EMI;
- 21.Umount C7254,C7263,C7262,C7261,C7248,C7256,C7255,C7251,R7310,R7313,R7322,R7323,
R7324,R7325,R7326,R7327,Q7301.----P72
- 22.Mount CN5603,CN5604,C5610,C5611, C5614, C4511;
- 23.Umount R3509,R3510,R3511,R3512,R3513,R3514,R3515,R3516;----P35
- 24.Add U2801 secondsource 05G001602110;
- 25.SKU2 BOM add J6106.
- 26.Mount C0613,C0654;
- 27.Umount R5401,R5402.

<Variant Name>

		Title : POWER_VCORE	
ASUSTeK COMPUTER INC. NB		Engineer: <i>yun-feng_yan</i>	
Size	Project Name	Rev	
B	N61Jv	1.0	
Date: Tuesday, December 15, 2009		Sheet	93 of 95



Power On Sequence
1 → 30

M52J Power-On Sequence Timing Diagram Rev.0.31

AC-IN Mode

