


ME370T (Nakasi)

1.0


2012/02/08






ME370T (Nakasi)


Power Tree

Power Source




VDD_AC_BAT (VPH_PWR_CHGR)





TF300T T3
power on/off map
1201



Sequence:
 <1>--><2>--><2A>--><2B>--><2C>--><2D>-->
 <3>--><4>--><5>--><6>--><6A>--><7>--><8>-->
 <9>--><10>--><10A>--><10B>--><11>--><12>--><13>

- Notes:
- VDD_IV8_GEN powers AVDD_OSC, VDDIO_SYS, AVDD_HDMI_PLL, AVDD_USB_PLL, VDDIO_SDMMC1, VDDIO_AUDIO, VDDIO_BB, VDDIO_UART, VDDIO_SDMMC4, VDDIO_VI, VDDIO_LCD, VDDIO_CAM
 - AVDD_PLL powers AVDD_PLLA, C_P, AVDD_PLLX, AVDD_PLLM, AVDD_PLLU, AVDD_PLLD2
 - VDD_IV8_GEN includes AVDD_USB, VDD_DDR_RX, AVDD_HDMI, VDDIO_GMI, VDDIO_PEX_CTL
 - VDD_PEX powers AVDD_PLLA, AVDD_PEXB, AVDD_PEX_PLL, VDD_PEXB
 - VDD_SATA powers AVDD_SATA, AVDD_SATA_PLL, VDD_SATA
 - AVDD_IV2 powers AVDD_DSI_CSI, VDDIO_HSIC
 - AVDD_IC_USB: AVDD_VDAC, AVDD_PEXA, VDD_PEXA are unused
 - VDD_RTC, VDD_CORE: Critical PLLs, AVDD_OSC, VDDIO_SYS, VDDIO_DDR, VDDIO_NAND, CLK_32K_IN and Reference clock required before SYS_RESET_N goes high
 - Recommended Power-down sequence is reverse of Power-up.

time slot duration: 2ms









0620

U2A

I122 CORE POWER



1.2V





(110-120)




0614 remove VDD_CPU_SENSE

Note: Place the 0402 shunts close to Tegra side







| PMU | VDD_PMU_LDO7 |
|------|--------------|
| R1.0 | 1.1V |
| R1.2 | 1.2V |



Remove C35, C36 for AVDD_PLLX & AVDD_PLLM



| VDDIO_SYS | POR | | Deep Sleep | |
|-----------|-----------|----------|------------|------------|
| | PUPD | PinState | PUPD | After Wake |
| COL0 | UP 100K | PU | Config. | Reset |
| COL1 | UP 100K | PU | Config. | Reset |
| COL2 | UP 100K | PU | Config. | Reset |
| COL3 | UP 100K | PU | Config. | Reset |
| COL4 | UP 100K | PU | Config. | Reset |
| COL5 | UP 100K | PU | Config. | Reset |
| COL6 | UP 100K | PU | Config. | Reset |
| COL7 | UP 100K | PU | Config. | Reset |
| ROW0 | DOWN 100K | PD | Config. | Reset |
| ROW1 | DOWN 100K | PD | Config. | Reset |
| ROW2 | DOWN 100K | PD | Config. | Reset |
| ROW3 | DOWN 100K | PD | Config. | Reset |
| ROW4 | DOWN 100K | PD | Config. | Reset |
| ROW5 | DOWN 100K | PD | Config. | Reset |
| ROW6 | DOWN 50K | PD | Config. | Reset |
| ROW7 | DOWN 50K | PD | Config. | Reset |
| ROW8 | DOWN 50K | PD | Config. | Reset |
| ROW9 | DOWN 50K | PD | Config. | Reset |
| ROW10 | DOWN 50K | PD | Config. | Reset |
| ROW11 | DOWN 50K | PD | Config. | Reset |
| ROW12 | DOWN 50K | PD | Config. | Reset |
| ROW13 | DOWN 50K | PD | Config. | Reset |
| ROW14 | DOWN 50K | PD | Config. | Reset |
| ROW15 | DOWN 50K | PD | Config. | Reset |






Power from MAX77663

MAX77663 LDO8 1.2V to T30 AVDD_PLLX
 MAX77663 SD2 1.8V (VDD_1V8_PMU_DCDC2) to VDD_1V8_GEN

Signal to & from MAX77663

SYS_RESET# from MAX77663 nRSTIO, check reset circuit(p.32) and PMU side
 PWR_INT# from MAX77663 nIRQ, check PU resistor in PMU side(100k PU to VDD_1V8_GEN)
 CORE_PWR_REQ to MAX77663 EN1, check PU resistor in PMU side(100k PU to VDD_1V8_GEN)
 CPU_PWR_REQ to MAX77663 EN2, check PD resistor in PMU side(100k PD)
 CLK_32K_IN from MAX77663 GPIO4, check PU resistor in PMU side(100k PU to VDD_1V8_GEN)







PCBID
 ID5 ID4 ID3
 0 0 0 for ME370T SR3

PCBID
 ID2 = 0 for BCM47511
 ID2 = 1 for BCM4751


PCBID
 ID1 ID0
 0 0 AW-NH660 BCM4330

Pin to Pin
 1 0 AW-NH665 BCM4330








| VDDIO_GMI | POR | | Deep Sleep | |
|-----------|-----------|----------|------------|------------|
| | PUPD | PinState | PUPD | After Wake |
| AD00 | None | Z | Disable | Reset |
| AD01 | None | Z | Disable | Reset |
| AD02 | None | Z | Disable | Reset |
| AD03 | None | Z | Disable | Reset |
| AD04 | None | Z | Disable | Reset |
| AD05 | None | Z | Disable | Reset |
| AD06 | None | Z | Disable | Reset |
| AD07 | None | Z | Disable | Reset |
| AD08 | None | Z | Disable | Reset |
| AD09 | None | Z | Disable | Reset |
| AD10 | DOWN 100K | PD | Disable | Reset |
| AD11 | DOWN 100K | PD | Disable | Reset |
| AD12 | None | Z | Disable | Reset |
| AD13 | None | Z | Disable | Reset |
| AD14 | None | Z | Disable | Reset |
| AD15 | None | Z | Disable | Reset |
| A16 | None | Z | Config. | Hold |
| A17 | None | Z | Config. | Hold |
| A18 | None | Z | Config. | Hold |
| A19 | None | Z | Config. | Hold |
| CS0 | UP 100K | PU | Config. | Reset |
| CS1 | UP 100K | PU | Config. | Reset |
| CS2 | UP 100K | 1 | Disable | Reset |
| CS3 | UP 100K | 1 | Disable | Reset |
| CS4 | UP 100K | PU | Config. | Reset |
| CS6 | UP 100K | PU | Disable | Reset |
| CS7 | UP 100K | PU | Config. | Reset |
| ADV_N | None | 1 | Disable | Reset |
| CLK | None | 0 | Disable | Reset |
| RST_N | UP 100K | 0 | Disable | Reset |
| WAIT | UP 100K | PU | Disable | Reset |
| WP_N | UP 100K | PU | Config. | Reset |
| IORDY | UP 100K | PU | Config. | Reset |
| OE_N | None | 1 | Disable | Reset |
| WR_N | None | 1 | Disable | Reset |
| DQS | None | Z | Disable | Reset |













Boot Straps

PCBID
ID7 ID6
0 0 ALC5631Q
0 1 WM8903
1 0 ALC5642
1 1 Reserved

PCBID
ID8 Reserved











| T30 Vi | T30 GPIO | T30S pin |
|----------|------------------|-----------|
| VI_MCLK | FRQ_RST# | BB AA1 |
| VI_CLK | RDM1_VBUS_EN_OC# | BB W5 |
| VI_HSYNC | EN_VDDIO_SD | BB W5 |
| VI_VSYNC | EN_VDD_MC | BB AA3 |
| VI_D00 | BAT_IN_CPO# | BB V4 |
| VI_D01 | COMPASS_DRDY | BB AC11 |
| VI_D02 | ALC_INT*_WB | BB AF6 |
| VI_D03 | GS_INT | BB AA9 |
| VI_D04 | LVD5_SHTDN# | LCD AP18 |
| VI_D05 | CAM_RST_ZM | CS0 AW4 |
| VI_D06 | EN_VDD_PNL | UART AG33 |
| VI_D07 | DSP_RST# | BB V9 |
| VI_D08 | EN_VDD_FUSE | UART AN06 |
| VI_D09 | EN_HVDD_FEX | XX X |
| VI_D010 | DSP_PWR# | CAM AM16 |
| VI_D011 | SMMWC1_WP | ADSD0 D36 |

GPIO



| VDDIO_VI | POR | | Deep Sleep | | |
|----------|------|----------|------------|------------|------|
| | PUPD | PinState | PUPD | After Wake | |
| D00 | DOWN | 15K | PD | Disable | Hold |
| D01 | DOWN | 15K | PD | Disable | Hold |
| D02 | DOWN | 15K | PD | Disable | Hold |
| D03 | DOWN | 15K | PD | Config. | Hold |
| D04 | DOWN | 15K | PD | Disable | Hold |
| D05 | DOWN | 15K | PD | Disable | Hold |
| D06 | DOWN | 15K | PD | Disable | Hold |
| D07 | DOWN | 15K | PD | Disable | Hold |
| D08 | DOWN | 15K | PD | Disable | Hold |
| D09 | DOWN | 15K | PD | Disable | Hold |
| D10 | DOWN | 15K | PD | Disable | Hold |
| D11 | DOWN | 15K | PD | Disable | Hold |
| MCLK | DOWN | 15K | PD | Disable | Hold |
| PCLK | DOWN | 15K | PD | Disable | Hold |
| HSYNC | DOWN | 15K | PD | Disable | Hold |
| VSYNC | DOWN | 15K | PD | Disable | Hold |

Camera 1 (Rear)

Camera 2 (Front)





| VDDIO_CAM | POR | | Deep Sleep | |
|-----------|------|----------|------------|------------|
| | PUPD | PinState | PUPD | After Wake |
| PBB0 | None | Z | Config. | Hold |
| PBB3 | None | Z | Config. | Hold |
| PBB4 | None | Z | Config. | Hold |
| PBB5 | None | Z | Config. | Hold |
| PBB6 | None | Z | Config. | Hold |
| PBB7 | None | Z | Config. | Hold |
| PCC1 | UP | 50K | PU | Config. |
| PCC2 | UP | 50K | PU | Reset |



CW/0228
Check SI



3.3V

1.8V




HDMI Conn.

All HDMI pins & powers leave NC when HDMI is not be used.






All VDAC pins & powers leave NC







CEC

0818 NC son't support CEC






| VDDIO_BB | POR | | Deep Sleep | |
|----------|------|----------|------------|------------|
| | PUPD | PinState | PUPD | After Wake |
| DATA0 | UP | 100K | PU | Disable |
| DATA1 | UP | 100K | PU | Disable |
| DATA2 | UP | 100K | PU | Disable |
| DATA3 | UP | 100K | PU | Config. |
| DATA4 | UP | 100K | PU | Config. |
| DATA5 | UP | 100K | PU | Disable |
| DATA6 | UP | 100K | PU | Disable |
| DATA7 | UP | 100K | PU | Disable |
| PV0 | None | Z | Config. | Hold |
| PV1 | None | Z | Config. | Hold |



| VDDIO_BB | POR | | Deep Sleep | |
|-----------|------|----------|------------|------------|
| | PUPD | PinState | PUPD | After Wake |
| DAP3_DIN | DOWN | 100K | PD | Disable |
| DAP3_DOUT | DOWN | 100K | PD | Disable |
| DAP3_FS | DOWN | 100K | PD | Disable |
| DAP3_SCLK | DOWN | 100K | PD | Disable |



| VDDIO_UART | POR | | Deep Sleep | |
|------------|------|----------|------------|------------|
| | PUPD | PinState | PUPD | After Wake |
| PU0 | None | Z | Disable | Hold |
| PU1 | None | Z | Disable | Hold |
| PU2 | None | Z | Disable | Hold |
| PU3 | None | Z | Disable | Hold |
| PU4 | None | Z | Disable | Hold |
| PU5 | None | Z | Config. | Hold |
| PU6 | None | Z | Config. | Hold |





| VDD_IO_AUDIO | POR | | | Deep Sleep | |
|--------------|------|----------|------|------------|-------|
| | PUPD | PinState | PUPD | After Wake | |
| SPI2_SCK | UP | 100K | PU | Disable | Reset |
| SPI2_CS0_N | UP | 100K | PU | Disable | Reset |
| SPI2_CS1_N | UP | 100K | PU | Config. | Hold |
| SPI2_CS2_N | UP | 100K | PU | Config. | Hold |
| SPI2_MOSI | DOWN | 100K | PD | Disable | Hold |
| SPI2_MISO | DOWN | 100K | PD | Disable | Hold |











SI2305DS 2nd Source
 07G005C69010 P-MOSFET EMF44P02J SOT-23
 07G005051130 P-MOSFET SI2305DS-T1-E3 SOT-2
 07G005051310 P-MOSFET NTR2101PT1G SOT-23
 07G00538101L P-MOSFET AP2305GN SOT-23

1.8V





Note:
 1. once USB1 is connected and USB1_VBUS is a wake source, our EMC, CPU would run at max frequency and voltage.
 2. USB1_VBUS must be powered when force recovery mode.
 3. USB1_VBUS is powered with USB_DP/N data transition, SW will recognize that a HOST PC is plugged in.












| VDDIO_SDMMC1 | POR | | Deep Sleep | |
|--------------|------|----------|------------|------------|
| | PUPD | PinState | PUPD | After Wake |
| GPIO_PV2 | None | Z | Disable | Hold |
| GPIO_PV3 | None | Z | Disable | Hold |



| VDDIO_SDMMC3 | POR | | Deep Sleep | |
|--------------|------|----------|------------|------------|
| | PUPD | PinState | PUPD | After Wake |
| SDMMC3_DAT4 | UP | 15K | PU | Config. |
| SDMMC3_DAT5 | UP | 15K | PU | Config. |
| SDMMC3_DAT6 | UP | 15K | PU | Config. |
| SDMMC3_DAT7 | UP | 15K | PU | Config. |








| AD3 | AD2 | AD1 | AD0 | Determine Boot Device to be config. |
|-----|-----|-----|-----|-------------------------------------|
| 0 | 0 | 0 | 0 | eMMC primary x4 |
| 0 | 0 | 0 | 1 | eMMC primary x8 |
| 0 | 0 | 1 | 0 | eMMC secondary x4 |
| 0 | 0 | 1 | 1 | NAND |
| 0 | 1 | 0 | 0 | NAND w/ block & page offset=1 |
| 0 | 1 | 0 | 1 | Mobile LBA NAND |
| 0 | 1 | 1 | 0 | FlexMuxOneNAND |
| 0 | 1 | 1 | 1 | eSD x4 |
| 1 | 0 | 0 | 0 | SPI Flash |
| 1 | 0 | 0 | 1 | SNOR (Muxed, x16) |
| 1 | 0 | 1 | 0 | SNOR (Muxed, x32) |
| 1 | 0 | 1 | 1 | SNOR (Non-Muxed, x16) |
| 1 | 1 | 0 | 0 | MuxOneNAND |
| 1 | 1 | 0 | 1 | SATA |
| 1 | 1 | 1 | 0 | eMMC secondary x8 |
| 1 | 1 | 1 | 1 | Use fuse data |

YM 0502
DG05576900 V1.3 P75




| AD5 | AD4 | Select Memory Type | SKU1&3 | SKU2&4 |
|-----|-----|--|----------------|--------|
| 0 | 0 | ELPIDA DDR3LRS 256MBx4 EDJ2108EDBG-DJL-F | 03006-00030900 | |
| 0 | 1 | Hynix DDR3LM 256MBx4 H5TC2G83CFR-H9R | 03006-00031200 | |
| 1 | 0 | TBD | | |
| 1 | 1 | TBD | | |

20120302

| R100 | R101 | R102 | R103 |
|------|------|------|------|
| V | V | V | V |
| V | V | V | V |
| V | V | V | V |


| AD7 | AD6 | Select eMMC Type | SKU1&2 | SKU3&4 |
|-----|-----|---------------------------------|----------------|--------|
| 0 | 0 | HYNIX 8GB H26M42001FMR FBGA-153 | 03100-00120000 | |
| 0 | 1 | Kingston 8GB KE44B-26BN FBGA169 | 05G002514010 | |
| 1 | 0 | TBD | | |
| 1 | 1 | TBD | | |

| R96 | R97 | R98 | R99 |
|-----|-----|-----|-----|
| V | V | V | V |
| V | V | V | V |
| V | V | V | V |










| NAND_CLE | NAND_ALE | Description |
|----------|----------|-----------------------------------|
| 0 | 0 | Serial JTAG chain, MPCORE and AVP |
| 0 | 1 | MPCore only JTAG |
| 1 | 0 | AVP only JTAG |
| 1 | 1 | Reserved |

| RECOVERY | Description |
|----------|----------------------------|
| 0 | USB Recovery Mode |
| 1 | Boot from secondary device |



03006-00030900
ELPIDA DDR3LRS 256MBx4 EDJ2108EDBG-DJL-F


03006-00031200
Hynix DDR3LM 256MBx4 H5TC2G83CFR-H9R





ASUS Title :DDR3L
ASUSTek COMPUTER INC. EPAD Engineer: Richard Lin
Size C Project Name ME370T Rev 2.0
Date: Tuesday, March 20, 2012 Sheet 19 of 60

eMMC I/F




MAX77663 SD2 (2A)



| | | |
|----------------|--------------|----------|
| 03100-00120000 | H26M42001FMR | FBGA-153 |
| HYNIX 8GB | | |
| 05G002514010 | KE44B-26BN | FBGA169 |
| Kingston 8GB | | |



YM 0502
DG05576900 V1.3 P63






| UTB | eMMC | UTB | eMMC |
|-----|-------|-----|-------|
| A4 | NC0 | W8 | NC103 |
| A6 | NC1 | W7 | NC102 |
| A8 | NC2 | W6 | NC101 |
| A11 | NC3 | W5 | NC100 |
| B2 | NC4 | W4 | NC99 |
| B13 | NC5 | W3 | NC98 |
| D1 | NC6 | W2 | NC97 |
| H1 | NC7 | W1 | NC96 |
| H2 | NC8 | V3 | NC95 |
| H7 | NC9 | V2 | NC94 |
| H8 | NC10 | V1 | NC93 |
| H9 | NC11 | U14 | NC92 |
| H10 | NC12 | U13 | NC91 |
| H11 | NC13 | U12 | NC90 |
| H12 | NC14 | U11 | NC89 |
| H13 | NC15 | U10 | NC88 |
| H14 | NC16 | U9 | NC87 |
| J7 | NC17 | U8 | NC86 |
| J8 | NC18 | U7 | NC85 |
| J9 | NC19 | U6 | NC84 |
| J10 | NC20 | U5 | NC83 |
| J11 | NC21 | U4 | NC82 |
| J12 | NC22 | U3 | NC81 |
| J13 | NC23 | U2 | NC80 |
| J14 | NC24 | U1 | NC79 |
| K2 | NC25 | T3 | NC78 |
| K4 | NC26 | T2 | NC77 |
| K6 | NC27 | T1 | NC76 |
| K7 | NC28 | R14 | NC75 |
| K8 | NC29 | R13 | NC74 |
| K9 | NC30 | R12 | NC73 |
| K10 | NC31 | R11 | NC72 |
| L1 | NC32 | R10 | NC71 |
| L2 | NC33 | R9 | NC70 |
| L3 | NC34 | R8 | NC69 |
| L4 | NC35 | R7 | NC68 |
| L5 | NC36 | R6 | NC67 |
| L6 | NC37 | R5 | NC66 |
| L7 | NC38 | R4 | NC65 |
| L8 | NC39 | R3 | NC64 |
| L9 | NC40 | R2 | NC63 |
| L10 | NC41 | R1 | NC62 |
| L11 | NC42 | | NC61 |
| L12 | NC43 | | NC60 |
| L13 | NC44 | | NC59 |
| L14 | NC45 | | NC58 |
| L15 | NC46 | | NC57 |
| L16 | NC47 | | NC56 |
| L17 | NC48 | | NC55 |
| L18 | NC49 | | NC54 |
| L19 | NC50 | | NC53 |
| L20 | NC51 | | NC52 |
| L21 | NC52 | | NC51 |
| L22 | NC53 | | NC50 |
| L23 | NC54 | | NC49 |
| L24 | NC55 | | NC48 |
| L25 | NC56 | | NC47 |
| L26 | NC57 | | NC46 |
| L27 | NC58 | | NC45 |
| L28 | NC59 | | NC44 |
| L29 | NC60 | | NC43 |
| L30 | NC61 | | NC42 |
| L31 | NC62 | | NC41 |
| L32 | NC63 | | NC40 |
| L33 | NC64 | | NC39 |
| L34 | NC65 | | NC38 |
| L35 | NC66 | | NC37 |
| L36 | NC67 | | NC36 |
| L37 | NC68 | | NC35 |
| L38 | NC69 | | NC34 |
| L39 | NC70 | | NC33 |
| L40 | NC71 | | NC32 |
| L41 | NC72 | | NC31 |
| L42 | NC73 | | NC30 |
| L43 | NC74 | | NC29 |
| L44 | NC75 | | NC28 |
| L45 | NC76 | | NC27 |
| L46 | NC77 | | NC26 |
| L47 | NC78 | | NC25 |
| L48 | NC79 | | NC24 |
| L49 | NC80 | | NC23 |
| L50 | NC81 | | NC22 |
| L51 | NC82 | | NC21 |
| L52 | NC83 | | NC20 |
| L53 | NC84 | | NC19 |
| L54 | NC85 | | NC18 |
| L55 | NC86 | | NC17 |
| L56 | NC87 | | NC16 |
| L57 | NC88 | | NC15 |
| L58 | NC89 | | NC14 |
| L59 | NC90 | | NC13 |
| L60 | NC91 | | NC12 |
| L61 | NC92 | | NC11 |
| L62 | NC93 | | NC10 |
| L63 | NC94 | | NC9 |
| L64 | NC95 | | NC8 |
| L65 | NC96 | | NC7 |
| L66 | NC97 | | NC6 |
| L67 | NC98 | | NC5 |
| L68 | NC99 | | NC4 |
| L69 | NC100 | | NC3 |
| L70 | NC101 | | NC2 |
| L71 | NC102 | | NC1 |
| L72 | NC103 | | NC0 |

Footprint 12x16_14x18 colay
03100-00120000


18bit LCD panel

10 LCD_D[17:0]

EMI FILTER





TF201 0906 add




For Y3P and Y3M use
As Y3P and Y3M are open, so
connect pin 50, 2, 8, 10, 16,
18 to GND


For Y3P and Y3M use
As Y3P and Y3M are open, so connect pin 50 (D27),
2 (D2), 8 (D10), 10 (D11), 16 (D16), 18 (D17) to GND








Ambient Light Sensor




Thermal Sensor 1



1103
U20
06G023124010 TEMP. SENSOR NCT1008CTR3R2G
change to
06023-00031010 TEMP. SENSOR NCT72CMTR2G

- Note:
1. Low pass filter (R=100ohm & C=1nF) to reduce CM/DIFF noise.
 2. THERM# & ALERT# provide open-drain, active low output.
 3. VDD power supply range is +3.0V to +3.6V.
 4. Route D+/D- tracks close together and w/ grounded guard.


Gyro Sensor



- Note:
1. VDD power supply range is +1.8V to +3.6V.
 2. VIO max. voltage is VDD.
 3. VOH=0.9xVIO & VOL=0.3xVIO.
 4. VIH=0.8xVIO & VIL=0.2xVIO

Gyro AD0 High : I2C Address 1101001b
Gyro AD0 Low : I2C Address 1101000b

E-COMPASS



- Note:
1. DVDD power supply range is +1.7V to +2.8V.
 2. AVDD power supply range is +2.4V to +3.6V.
 3. Let VREG & VPP NC for reference.
 4. DRDY is +1.8V level out and active high.

| ADDR | I2C Address |
|------|--------------------|
| H | 1Fh/read 1Eh/write |
| L | 1Dh/read 1Ch/write |



Codec VDD 1.8V

VDD_1V8_GEN ○ --- ○ VDD_1V8_CDC




0226

Codec 1.8V change to system 1.8V power
VDD_1V8_GEN



PMU LDO5 change to camera 1.8V



VDD 5V0 AC BAT



Codec Realtek ALC5642




From 5V boost circuit

For once 5V boost unused

to 5V boost enable


Vin=5V




3V Power Supply for Touch

Touch interface



Reset
Interrupt



Connectivity refer to Touch sensor spec I/O



0810 修改為12018-00110000




FPC2


| PIN | 1 ^o | 2 ^o | 3 ^o | 4 ^o | 5 ^o | 6 ^o | 7 ^o | 8 ^o | 9 ^o | 10 ^o | 11 ^o | 12 ^o | 13 ^o | 14 ^o | 15 ^o | 16 ^o | 17 ^o | 18 ^o | 19 ^o | 20 ^o |
|------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Name | X30 | X29 | X28 | X27 | X26 | X25 | X24 | X23 | X22 | X21 | X20 | X19 | X18 | X17 | X16 | X15 | X14 | X13 | X12 | X11 |
| PIN | 21 ^o | 22 ^o | 23 ^o | 24 ^o | 25 ^o | 26 ^o | 27 ^o | 28 ^o | 29 ^o | 30 ^o | 31 ^o | | | | | | | | | |
| Name | X10 | X09 | X08 | X07 | X06 | X05 | X04 | X03 | X02 | X01 | GND | | | | | | | | | |

FPC1




| PIN | 1 ^o | 2 ^o | 3 ^o | 4 ^o | 5 ^o | 6 ^o | 7 ^o | 8 ^o | 9 ^o | 10 ^o | 11 ^o | 12 ^o | 13 ^o | 14 ^o | 15 ^o | 16 ^o | 17 ^o | 18 ^o | 19 ^o | 20 ^o |
|------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Name | GND | Y23 | Y22 | Y21 | Y20 | Y19 | Y18 | Y17 | Y16 | Y15 | Y14 | Y13 | Y12 | Y11 | Y10 | Y09 | Y08 | Y07 | Y06 | Y05 |
| PIN | 21 ^o | 22 ^o | 23 ^o | 24 ^o | 25 ^o | 26 ^o | 27 ^o | 28 ^o | 29 ^o | 30 ^o | 31 ^o | | | | | | | | | |
| Name | Y04 | Y03 | Y02 | Y01 | GND | X36 | X35 | X34 | X33 | X32 | X31 | | | | | | | | | |

Power & Charge Pump







| | | | |
|-------------------------------|-------------------------------|------------------------------|--|
| | | Title :Coin Cell | |
| ASUSTeK COMPUTER INC. EPAD | | Engineer: Richard Lin | |
| Size B | Project Name ME370T | Rev 2.0 | |
| Date: Tuesday, March 20, 2012 | | Sheet 30 of 60 | |






MIPI

5M Camera (Rear)




1.2M Camera (Front)





J4 2nd source
 PANASONIC/AXT520124
 12G161H0020A

HOT_RST# inverse for PMIC

Reset Button



PWRON Key long press RESET for PMIC




TF201 0901 modify
 CW: T30 pull high 50-100K internally.
 6 VOL_UP_BUTTON

VOL_UP
 H = 1.8V
 L = 0V

| A | B | Q |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

8pin Button Connector




ESD
 change to 07019-00010000


ESD
 C309 change to
 07019-00010000

ESD
 C307, C308, C310, C311, C312
 change to 07019-00010000

Power Button




PWRBTN Logic




Signal to MAX77663
PMU_ONKEY# >> PMU_ONKEY# 50

PMU_ONKEY# to MAX77663 EN0, check Polarity on PMU side


Charger Related Signals






Battery Voltage Low Detection





Unmount




Unmount








remove FM

remove FM audio interface,





remove proximity to 3G path control 0609













L4102 change to 0ohm
WiFi_BT_VDDIO1V8




U4303
Azurewave AW-NH665
0C011-00060000



9,25,26,31 CAM_I2C_SDA NFC_SDA_R 0R1J 1 2 R4401 N/A NFC_SDA
 9,25,26,31 CAM_I2C_SCL NFC_SCL_R 0R1J 1 2 R4402 N/A NFC_SCL
 13 NFC_IRO_R 0R1J 1 2 R4403 N/A NFC_IRO
 6 NFC_GPIOD_R NFC_GPIOD_R 0R1J 1 2 R4404 N/A NFC_GPIOD
 6 NFC_VEN NFC_VEN




| EP1 (ADDR0) | EP1 (ADDR1) | ADDRESS |
|-------------|-------------|---------|
| 0 | 0 | 28R |
| 0 | 1 | 29R |
| 1 | 0 | 29R |
| 1 | 1 | 28R |



SYSTEM


Power



BAT=3V~4.2V
VDD_AC_BAT

+3VSUS POWER SUPPLY

+3VSUS_lout = 2.5A $I_q=50\mu A$, $I_{sd}=1\mu A$




| PS/SYNC | |
|---------------------|----------------|
| Power Save Mode | GND (<0.4V) |
| PWM Mode | >1.2V |
| External Sync. Mode | External Clock |

PS/SYNC, EN
Hi ----> over 1.2V
Low --> under 0.4V

+5VSUS POWER SUPPLY



+5VSUS_lin = 1A

$I_q=25\mu A$, $I_{sd}=1\mu A$




SMB347_DC_IN from Docking Conn.





SMB347_USB_IN from Micro USB Conn.




Charger preset to LOW enable




Delete PR9131 because PU resistor is placed on page33(R294)






GPIOs Alternate Mode
 GPIO0 Low-Power Mode Control Input
 GPIO1 Flexible Power Sequencer Output
 GPIO2 Flexible Power Sequencer Output
 GPIO3 Flexible Power Sequencer Output
 GPIO4 I2C Output (I2C_0071)
 GPIO5 S00 Dynamic Voltage Scaling Input
 GPIO6 S01 Dynamic Voltage Scaling Input
 GPIO7 Reference Output 1.2V buffered reference output.



For layout

MAX7668

Unmount
 D_SD3 Logic Level SD3 Default Voltage
 MBATT (logic high) 1.35V
 Unconnected 1.5V
 GND (logic low) 1.2V



www.s-manuals.com