



1.5A




SOCKET638  
 Change P/N to 12G011306380  
 071113


Do not cross plane.





\* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side




place close to socket




PLACE THEM CLOSE TO CPU WITHIN 1"




### Processor Memory Interface







LAYOUT: ROUTE VDDA TRACE APPROX.  
50 MILLS WIDE (USE 2x25 MIL TRACES TO  
EXIT BALL FIELD) AND 500 MILS LONG.

keep trace from resistor to  
CPU within 0.6"  
keep trace from caps to  
CPU within 1.2"






Serial VID Interface clock/data





- T0514 TPC28T 1 CPU CLK H C
- T0515 TPC28T 1 CPU CLK L C
- T0516 TPC28T 1 CPU LDT\_STOP#
- T0517 TPC28T 1 CPU\_PWRGD
- T0518 TPC28T 1 CPU\_VDD0\_RUN\_FB\_H
- T0519 TPC28T 1 CPU\_VDD0\_RUN\_FB\_L
- T0520 TPC28T 1 CPU\_VDD1\_RUN\_FB\_H
- T0521 TPC28T 1 CPU\_VDD1\_RUN\_FB\_L



SIG4 does not support MEMHOT\_L


6103 change R0527 R0529 R0533 TO 300ohm







Decoupling between Processor and DIMMs, Place close to Porcessor as possible








PCI-E:  
0-3 HDMI@ RS780M  
4-7 NC  
8-15 VGA8x

HDMI




Wlan  
Lan



NB_PWRGD IN	1.8V IN
ALLOW_LDTSTOP OUT (default) / IN	OC/1.8V IN
LDT_STOP# IN (default) / IN	3.3V IN/OC

RS780 POWERGOOD is 1.8VS rail




RI.1 100127\_1 Change EDID CLK/DAT Circuit


STRP_DATA	0	1
VCC_NB	.95V	1.1V

net AUC\_CAL Reference F50z

Check the VDDLTP33 power connection



080118  
 Disable Side Port Memory  
 R1.1



### DFT\_GPIO1: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected  
 RS780:SUS\_STAT

### STRAP\_DEBUG\_BUS\_PCIE\_ENABLE

Enables the Test Debug Bus using PCIE bus:

1 : Disable ( Can still be enabled using nbocfg register access )  
 0 : Enable

RS780: configurable thru register setting only


### RS740/RS780: Enables Side port memory

RS780:HSYNC#

Selects if Memory SIDE PORT is available or not  
 1 = Memory Side port Not available  
 0 = Memory Side port available  
 Register Readback of strap: NB\_CLKCFG:CLK\_TOP\_SPARE\_D[1]

<b>ASUS</b>		<b>Title : RS880M-SPMEM/STRAPS</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <b>Vincent_Chiang</b>	
Size	Project Name	Rev	
B	<b>K52N</b>	1.0	
Date: Monday, February 08, 2010	Sheet	13	of 93






R1.1 100127\_2 Modify +1.1V\_NB to +1.1VNB

2 x 4.7uF  
4 x 0.1uF




RS880M POWER TABLE


PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDL18	+1.8V
IOPLLVD18	+1.8V	VDDL18	NC



STD 5.2mm



DDR3\_DIMM\_204P










STD 9.2mm


DDR3\_DIMM\_204P




SMBus Slave Address: A2H



# DDR3 Vref




For DDR3\_VREF command & address.  
R1802,R1803 are always mount.




The clock source requires a 25MHz crystal as internal PLL clock source @ external clock

Check RTC, C, R

2008/0805 Add C2024 for NB\_RST# Glitch




Internal CLKGEN





071115  
SYS\_RST#  
for warm reset

internal pu 8.2k





PULL UP AT SB700 SIDE

SB700A11 EC enable Strap Workaround





USB 0	External USB
USB 1	External USB
USB 2	External USB
USB 3	
USB 4	
USB 5	
USB 6	CAMERA
USB 7	
USB 8	BT
USB 9	
USB 10	
USB 11	WLAN (MiniCard)
USB 12	
USB 13	




2009 04 18  
ADD R2138 R2139 IS / X

for SATA HDD

for SATA ODD






**SB820M**

Y14	VSSIO_SATA_1	VSS_1	AJ2
Y16	VSSIO_SATA_2	VSS_2	A28
AB16	VSSIO_SATA_3	VSS_3	A5
AC14	VSSIO_SATA_4	VSS_4	A6
AE12	VSSIO_SATA_5	VSS_5	D23
AE14	VSSIO_SATA_6	VSS_6	E6
AE9	VSSIO_SATA_7	VSS_7	F24
AE11	VSSIO_SATA_8	VSS_8	R13
AE13	VSSIO_SATA_9	VSS_9	N15
AE16	VSSIO_SATA_10	VSS_10	R17
AG8	VSSIO_SATA_11	VSS_11	T10
AH7	VSSIO_SATA_12	VSS_12	F10
AH11	VSSIO_SATA_13	VSS_13	T15
AH13	VSSIO_SATA_14	VSS_14	V11
AH16	VSSIO_SATA_15	VSS_15	M18
AJ7	VSSIO_SATA_16	VSS_16	V19
AJ11	VSSIO_SATA_17	VSS_17	V19
AJ13	VSSIO_SATA_18	VSS_18	L12
AJ16	VSSIO_SATA_19	VSS_19	L17
A0	VSSIO_USB_1	VSS_20	L17
B10	VSSIO_USB_2	VSS_21	F3
K11	VSSIO_USB_3	VSS_22	V4
B9	VSSIO_USB_4	VSS_23	AD6
D10	VSSIO_USB_5	VSS_24	AD6
D14	VSSIO_USB_6	VSS_25	AD4
D17	VSSIO_USB_7	VSS_26	AC9
E9	VSSIO_USB_8	VSS_27	V8
F9	VSSIO_USB_9	VSS_28	V8
F12	VSSIO_USB_10	VSS_29	W10
F14	VSSIO_USB_11	VSS_30	B29
F16	VSSIO_USB_12	VSS_31	AJ28
F18	VSSIO_USB_13	VSS_32	U4
G9	VSSIO_USB_14	VSS_33	Y18
G11	VSSIO_USB_15	VSS_34	Y18
F18	VSSIO_USB_16	VSS_35	Y12
D9	VSSIO_USB_17	VSS_36	Y11
H12	VSSIO_USB_18	VSS_37	V37
H14	VSSIO_USB_19	VSS_38	AJ12
H18	VSSIO_USB_20	VSS_39	A11
H16	VSSIO_USB_21	VSS_40	G4
J11	VSSIO_USB_22	VSS_41	J4
K12	VSSIO_USB_23	VSS_42	G8
K14	VSSIO_USB_24	VSS_43	G8
K18	VSSIO_USB_25	VSS_44	M12
K16	VSSIO_USB_26	VSS_45	AE25
K18	VSSIO_USB_27	VSS_46	H7
H19	VSSIO_USB_28	VSS_47	AH29
H19	VSSIO_USB_29	VSS_48	V10
Y4	EFUSE	VSS_49	F6
D8	VSSAN_HWM	VSS_50	N4
M19	VSSXL	VSS_51	L4
		VSS_52	L8
P21	VSSIO_PCIECLK_1	VSSIO_PCIECLK_14	H23
P20	VSSIO_PCIECLK_2	VSSIO_PCIECLK_15	H26
M22	VSSIO_PCIECLK_3	VSSIO_PCIECLK_16	AA21
M24	VSSIO_PCIECLK_4	VSSIO_PCIECLK_17	A23
M26	VSSIO_PCIECLK_5	VSSIO_PCIECLK_18	AB23
P22	VSSIO_PCIECLK_6	VSSIO_PCIECLK_19	AD23
P24	VSSIO_PCIECLK_7	VSSIO_PCIECLK_20	A29
P26	VSSIO_PCIECLK_8	VSSIO_PCIECLK_21	AC26
T20	VSSIO_PCIECLK_9	VSSIO_PCIECLK_22	V20
T22	VSSIO_PCIECLK_10	VSSIO_PCIECLK_23	W21
T24	VSSIO_PCIECLK_11	VSSIO_PCIECLK_24	W20
V20	VSSIO_PCIECLK_12	VSSIO_PCIECLK_25	AE26
J23	VSSIO_PCIECLK_13	VSSIO_PCIECLK_26	AE26
		VSSIO_PCIECLK_27	K20


SB820M Part 5 of 5










**REQUIRED STRAPS**

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
<b>PULL HIGH</b>	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled Modify	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
<b>PULL LOW</b>	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




**SEL\_HTT66**  
 0 : 100 MHz differential HTT clock (Default)  
 1 : 66MHz single ended HTT clock

**SEL\_27**  
 0 : 100 MHz differential Spread SRC clock  
 1 : 27MHz spread/non-spreading single clock (Default)







Keyboard



Touchpad




SW4102, SW4103 use PCB footprint of 12G091030050




# Thermal Policy


# Main Board





<b>ASUS</b>		<b>Title : RST_Reset Circuit</b>	
ASUSTeK COMPUTER INC. NB4		<b>Engineer: Vincent_Chiang</b>	
Size B	Project Name <b>K52N</b>	Rev 1.0	
Date: Monday, February 08, 2010		Sheet 32 of 99	




# DIGITAL





# ANALOG




## FOR NORMAL FUNCTION .




## DETECTION



R1.1 100129\_1 Change +3VS to +5VS




## SPEAKER CONNECTOR (2W)




R1.1 090910-1

R2.0 091023-2




<b>ASUS</b>		<b>Title : AUDIO AMP</b>	
ASUSTeK COMPUTER INC. NB2		Engineer: Leon	
Size B	Project Name <b>K52Jr</b>	Date: Monday, February 08, 2010	Rev 2.0
		Sheet 37	of 99

## LPC Debug Port










R1.1 100202\_1 Add 100uf/25V Fix Noise

### CAMERA & MIC




R1.1 100127\_3 Modify LCD PWM to EC

用12G17001030S的symbol,  
帶12G17001030C的料號




### Display Port panel pin define need to be confirm




		<b>Title : CRT_LCD Panel</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: <b>Vincent_Chiang</b>	
Size B	Project Name <b>K52N</b>	Rev 1.0	
Date: <b>Monday, February 08, 2010</b>		Sheet <b>45</b> of <b>99</b>	


### CPU Thermal Sensor




### PWM Fan



### ODD




### HDD (1st)






		<b>Title : XDD_HDD &amp; ODD</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: <b>Vincent_Chiang</b>	
Size B	Project Name <b>K52N</b>	Rev 1.0	
Date: <b>Monday, February 08, 2010</b>		Sheet <b>51</b> of <b>99</b>	

**Support wake from S3 only**




# WLAN




<b>ASUS</b>		<b>Title :MINICARD(WLAN)</b>	
ASUSTeK COMPUTER INC. NB6		Engineer: <u>Vincent_Chiang</u>	
Size	Project Name	Rev	
Custom	<b>K52N</b>	1.0	
Date: Monday, February 08, 2010		Sheet	53 of 99


### For POWER LED




### For WireLess LED




### Charge LED




### Side Light LED symbol




### Cap. Lock LED



### for Num Lock




### HDD LED




# Main Board

Remove +2.5Vs is for ATI GFX




<b>ASUS</b>		<b>Title : DSG_Discharge</b>	
ASUSTeK COMPUTER INC. NB4		<b>Engineer: Vincent_Chiang</b>	
Size B	Project Name <b>K52N</b>		Rev 1.0
Date: Monday, February 08, 2010		Sheet 57 of 99	

# BLUETOOTH



		<b>Title :</b> BT_Bluetooth	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> Vincent_Chiang	
Size Custom	Project Name <b>K52N</b>	Rev 1.0	
Date: Monday, February 08, 2010		Sheet	61 of 99

# Battery Connector




Total count: 11 pcs




# Main Board


Screw Hole A




Screw Hole B




Screw Hole I




Screw Hole C




Screw Hole F




Screw Hole E



Screw from k52JR



Screw Hole H




Tooling Hole K






Tooling Hole L



Screw Hole O






J6802 use PCB footprint of 12G061210401


		<b>Title :IO Connector</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name		Rev
B	K52N		1.0
Date: Monday, February 08, 2010		Sheet	68 of 99

# POWER GOOD DETECTOR



<Variant Name>

		<b>Title :</b> GOOD_DETECTOR
ASUSTeK COMPUTER INC		<b>Engineer:</b> Vincent_Chiang
Size B	Project Name	Rev 1.0
Date: Monday, February 08, 2010		Sheet 69 of 95




**+CPU\_VDDNB**  
Imax=4A  
OCP=6A

**+CPU\_VDD**  
Imax=36A  
OCP=54A


ASUS		<b>Title :</b> +Vcore
ASUSTeK COMPUTER INC		<b>Engineer:</b> Sting
SCS	Project Name	Rev
Custom	<b>K51AB</b>	1.0
Date: Monday, February 08, 2010	Sheet	80 of 80

# +5VSUS / +3VSUS POWER SUPPLY




Power stage	
<b>+5VSUS:</b>	<b>+3VSUS:</b>
1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.96A$	1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.96A$
2. Ripple Current: $I_{rip} = 2.61A$	2. Ripple Current: $I_{rip} = 1.55A$
3. Ripple Voltage: $ESR/1 = 15m\Omega$ $V = 39.15mV$	3. Ripple Voltage: $ESR/1 = 15m\Omega$ $V = 23.25mV$
4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36m\Omega$	4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36m\Omega$
5. MOSFET Spec: H-side MOSFET: FDMC8884	
$R_{ds(on)} = 30m\Omega$ ( $V_{gs} = 4.5V$ )	$V_{gs} = 4.5V$
$I_{cont} = 9A$	$T = 25^\circ C$
$I_{peak} = 15A$	(Pause = 10 us)
L-side MOSFET: FDMC8884	
$R_{ds(on)} = 30m\Omega$ ( $V_{gs} = 4.5V$ )	$V_{gs} = 4.5V$
$I_{cont} = 9A$	$T = 25^\circ C$
$I_{peak} = 15A$	(Pause = 10 us)

Controller	
<b>+5VSUS:</b>	<b>+3VSUS:</b>
1. Voltage & Current: <b>+5VSUS: 5V / 4A</b>	1. Voltage & Current: <b>+3VSUS: 3.3V / 4A</b>
2. Frequency: $F = 300KHZ$	2. Frequency: $F = 375KHZ$
3. OCP: Set PR8106=357 Kohm $I_{ocp} = 5uA \cdot R_{ocp} / 10 \cdot R_{ds(on)}$ $I_{ocp} = 6A$	3. OCP: Set PR8113=357 Kohm $I_{ocp} = 5uA \cdot R_{ocp} / 10 \cdot R_{ds(on)}$ $I_{ocp} = 6A$
4. Soft start time: The Soft Start duration is 2ms	4. Inrush Current: $C_{total} = 100 \mu F$ $I_{inrush} = C \cdot V_{out} / SS\_time$ $I_{inrush} = 0.25 A$
5. Inrush Current: $C_{total} = 100 \mu F$ $I_{inrush} = C \cdot V_{out} / SS\_time$ $I_{inrush} = 0.165 A$	



# +1.1VSUS POWER SUPPLY




**+1.1VSUS**  
**I<sub>max</sub>=16.897A**  
**OCP=22.22A**

Controller	
+VTT_CPU:	
1. Voltage & Current:	
+VTT_CPU: 1.05V / 15A	
2. Frequency:	
F=330KHZ	
3. OCP:	
Set PR8207=4.99 Kohm	
I <sub>ocp</sub> =R <sub>ocp</sub> *20uA/R <sub>ds(on)</sub>	
I <sub>ocp</sub> =26A	
4. Soft start time:	
The SS duration is 1.35ms	
5. Inrush Current:	
C total = 440 uF	
I <sub>inrush</sub> =C*V <sub>out</sub> /SS_time	
I <sub>inrush</sub> = 0.342 A	

Power stage	
+VTT_CPU:	
1. I/P Current:	
I <sub>in</sub> =V <sub>o</sub> *I <sub>o</sub> /(0.75*V <sub>in</sub> )=2.33A	
2. Ripple Current:	
I <sub>rip</sub> =5.36A	
3. Ripple Voltage:	
ESR/2=7.5mohm	
V <sub>ripple</sub> =40.26mV	
4. Inductor Spec:	
I <sub>sat</sub> =40A	
I <sub>dc</sub> =25A	
DCR=1.6mohm	
5. MOSFET Spec:	
H-side MOSFET: RJK0355DPA	
R <sub>ds(ON)</sub> =16.5mohm	(V <sub>gs</sub> =4.5 V)
I <sub>cont</sub> = 30A	(T=25 °C)
I <sub>peak</sub> =120 A	(Pause =10 us)
L-side MOSFET: RJK0353DPA	
R <sub>ds(ON)</sub> =7.6mohm	(V <sub>gs</sub> =4.5 V)
I <sub>cont</sub> = 35A	(T=25 °C)
I <sub>peak</sub> =140 A	(Pause =10 us)




# +1.5V & +0.75VS POWER SUPPLY






Power stage	
<b>DDR III:</b>	
1. I/P Current:	$I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.22A$
2. Ripple Current:	$I_{rip} = 4.62A$
3. Ripple Voltage:	$ESR/1 = 15m\Omega$ $V = 69.3mV$
4. Inductor Spec:	$I_{sat} = 12.7A$ $I_{dc} = 9.5A$ $DCR = 8.5m\Omega$
5. MOSFET Spec:	<b>H-side MOSFET: RJK0355DPA</b> $R_{ds(ON)} = 16.5m\Omega$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 30A$ ( $T = 25^\circ C$ ) $I_{peak} = 120A$ (Pause = 10 us)
	<b>L-side MOSFET: RJK0355DPA</b> $R_{ds(ON)} = 16.5m\Omega$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 30A$ ( $T = 25^\circ C$ ) $I_{peak} = 120A$ (Pause = 10 us)

+1.5V  
 $I_{max} = 10.5A$   
 $OCP = 15.38A$




+0.75VS  
 $I_{max} = 1A$

Controller	
<b>DDR III:</b>	
1. Voltage & Current:	<b>+1.5V: 1.5V / 10A</b>
2. Frequency:	<b>F=300KHZ</b>
3. OCP:	Set R8302=12 Kohm $I_{ocp} = R_{ocp} \cdot 20\mu A / R_{ds(on)}$ $I_{ocp} = 14.3A$
4. Soft start time:	The Soft Start duration is 1.35ms
5. Inrush Current:	$C_{total} = 220\mu F$ $I_{inrush} = C \cdot V_{out} / SS_{time}$ $I_{inrush} = 0.244A$
1. Voltage & Current:	<b>+0.75V: 0.75V / 1A</b>











<Variant Name>

		<b>Title : POWER_LOAD SWITCH</b>	
ASUSTeK COMPUTER INC. NB		Engineer: <b>Matt_Wang</b>	
Size Custom	Project Name <b>Design_IP</b>	Rev 1.0	
Date: Monday, February 08, 2010		Sheet	90 of 95

**SUSB\_PWR POWER 1.29**



**SUSC\_PWR POWER 1.29**



<b>ASUS</b>		<b>Title : POWER_LOAD SWITCH</b>	
ASUSTeK COMPUTER INC. NB		Engineer: <b>Matt_Wang</b>	
Size B	Project Name <b>Design_IP</b>	Rev 1.0	
Date: <b>Monday, February 08, 2010</b>		Sheet	91 of 95

[www.s-manuals.com](http://www.s-manuals.com)