



K40AB SCHEMATIC R1.3

PAGE	Content	PAGE	Content
SYSTEM PAGE REF.			
3	SCHEMATIC INFORMATION	58	ROBSON
4	CPU-PENRYN(1)	60	DC & BAT IN
5	CPU-PENRYN(2)	61	BLUE TOOTH
6	CPU CAP	62	TPM & CAP sensor
7	DDR2 SO-DIMM_0	63	Finger Print
8	DDR2 SO-DIMM_1	65	SCREW HOLE & NUT & SPRING
9	DDR2 ADDRESS TERMINATION	66	E-SATA
10	NB_-CANTIGA--CPU (1)	69	History
11	NB_-CANTIGA--DDR2/PEG (2)	70	VGA_nVIDIA_NB9X_PCIE
12	NB_-CANTIGA--DDR2 bus (3)	71	VGA_nVIDIA_NB9X_FB
13	NB_-CANTIGA--POWER (4)	72	VGA_nVIDIA_NB9X_Display
14	NB_CANTIGA--POWER (5)	73	VGA_nVIDIA_NB9X_XTAL/Other
15	NB_-CANTIGA--GND/Strapping (6)	74	VGA_nVIDIA_NB9MGS_PCIE
20	SB_-ICH9M--(1)-SATA, AUDIO, ACZ	75	VGA_nVIDIA_NB9X_GPIO
21	SB_-ICH9M--(2)-PCI, PCI-E, USB	76	VGA_nVIDIA_NB9X_VRAM
22	SB_-ICH9M--(3)-GPIO	77	VGA_nVIDIA_NB9X_VRAM
23	SB_-ICH9M--(4)-PWR/GND		
24	SB_-ICH9M--Other		
25	SPI ROM		
29	CLK-ICS9LPR363DGLF-T	POWER PAGE REF.	
30	EC-IT8512 (1)	80_POWER_VCORE	
31	EC-IT8512 (2)	81_POWER_SYSTEM	
32	POWER-ON SEQUENCE	82_POWER_I/O_1.5VS & 1.05VS	
33	PCI-E LAN_RTL8111C	83_POWER_I/O_DDR & VIT	
34	RJ45	85_POWER_VGA_CORE & +1.1V0	
35	MDC	87_POWER_SHUTDOWN#	
36	CODEC-ALC663	88_POWER_CHARGER	
37	AUDIO_AMP-1431&HP	90_POWER_PROTECT	
38	Microphone&Line-in	91_POWER_LOAD SWITCH	
40	CARDBUS R5C833(PCI I/F)	92_POWER_PROTECT	
41	CARDBUS R5C833(1394 & SD)	93_POWER_SIGNAL	
42	7 in 1 CARD READER	94_POWER_FLOWCHART	
43	EXPRESS CARD		
44	Debug		
45	LVDS&INVERTER CONNECTOR		
46	CRT		
48	HDMI		
50	Thermal Sensor		
51	HDD & CDROM		
52	USB Port X3		
53	WLAN(MINI CARD)		
56	LED & SW		
57	DISCHARGE		

K40AB Block Diagram




1.5A




SOCKET638
Change P/N to 12G011306380
071113



Do not cross plane.




Place close to socket

* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side







place close to PROCESSOR within 1.5 inch




place close to PROCESSOR within 1.5 inch



Processor Memory Interface



09/23 2.0



2008.03.04
add C503 optional to /X

LAYOUT: ROUTE VDDA TRACE APPROX.
50 MILS WIDE (USE 2x25 mil TRACES TO
EXIT BALL FIELD) AND 500 MILS LONG.




keep trace from resistor to
CPU within 0.6"
keep trace from caps to
CPU within 1.2"

+2.5V_CPU_VDDA


- T0514 TPC28T 1 CPU CLK_H_C
- T0515 TPC28T 1 CPU CLK_L_C
- T0516 TPC28T 1 CPU LDT_STOP#
- T0517 TPC28T 1 CPU_PWRGD
- T0518 TPC28T 1 CPU_VDD0_RUN_FB_H
- T0519 TPC28T 1 CPU_VDD0_RUN_FB_L
- T0520 TPC28T 1 CPU_VDD1_RUN_FB_H
- T0521 TPC28T 1 CPU_VDD1_RUN_FB_L

- CPU_DBREQ# 7 300Ohm RN0502D
- CPU_TEST27 5 300Ohm RN0503C
- CPU_TEST20 1 300Ohm RN0503A
- CPU_TEST21 3 300Ohm RN0506B
- CPU_TEST22 7 300Ohm RN0503D
- CPU_TEST24 3 300Ohm RN0503B

- CPU_TEST25_L N/A R0528 1 510Ohm
- CPU_TEST25_H R0530 1 N/A 2 510Ohm
- CPU_TEST12 1 300Ohm RN0506A
- CPU_TEST15 5 300Ohm RN0505C
- CPU_TEST14 7 300Ohm RN0505D
- CPU_TEST18 1 300Ohm RN0505A
- CPU_TEST19 3 300Ohm RN0505B
- CPU_TEST23 5 300Ohm RN0506C




place close to socket





20080716 Change to 12G025C22004

MEM_MA_DATA[0..63] (4)





High









Low






200803 Remove R907



PLACE CLOSE TO SOCKET (PER EMI/EMC)



RS780MN
02G050001122

(70) GFX_VGA_RXP[0..7]
 (70) GFX_VGA_RXN[0..7]

PCI-E:
 0-3 HDMI@ RS780M
 4-7 NC
 8-15 VGA8x

U1001B


PART 2 OF 6

PCI-E I/F GFX


PCI-E I/F GPP

PCI-E I/F SB

RS780MN






(70) GFX_VGA_TXN[0..7]




(70) GFX_VGA_TXP[0..7]

(33) PCIE_RXP1_LAN
 (33) PCIE_RXN1_LAN
 (53) PCIE_RXP2_WLAN
 (53) PCIE_RXN2_WLAN

(20) PCIE_SB_NB_RX0P
 (20) PCIE_SB_NB_RX0N
 (20) PCIE_SB_NB_RX1P
 (20) PCIE_SB_NB_RX1N
 (20) PCIE_SB_NB_RX2P
 (20) PCIE_SB_NB_RX2N
 (20) PCIE_SB_NB_RX3P
 (20) PCIE_SB_NB_RX3N






NB_PWRGD_IN	1.8V IN
ALLOW_LDTSTOP_OUT(default)/IN	OC/1.8V IN
LDT_STOP#_IN(default)/IN	3.3V IN/OC

OSC_14M_NB	1.1V 158R/90.9R
------------	-----------------

STRP_DATA	0	1
VCC_NB	1.0V	1.1V



2008.08.04
the U and L of LVDS exchange



R1.1 AMD advice


change backlight enable pin from LVDS_ENA_B1 to LVDS_BLOW

20080716 HDMI Power DDC???

PU@ conn side.

?? for external graphic





2008.03.05
R2009 R2036 R2037 PM to 100212000004010





2008.03.11
C2018 C2019 C2020 C2017 C2021 C2022 change to 15pf, optional is N/A

08.07.22


0110

+VCC_RTC




2008.03.03
D2001 R2022 optional change to /X, R2035 change to N/A





res. value 10k -> 4.7k to get LOW level < Vih(1.8V)



for SATA HDD
(51) SATA_TXP0_HDD
(51) SATA_TXN0_HDD
(51) SATA_RXN0_HDD
(51) SATA_RXP0_HDD
for SATA ODD
(51) SATA_TXP1
(51) SATA_TXN1
(51) SATA_RXN1
(51) SATA_RXP1




GPIO54:BIOS default 設為GPI,disable LAN 設為低電平!



GND trace at least 10mil wide



NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK







REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLKDEBUG	LPC_CLKEC	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	32-kHz clock ENABLED	INTERNAL RTC DEFAULT	Integrated Microcontroller ENABLED	H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	32-kHz clock DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	Integrated Microcontroller DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FW ROM	











WITH A12 SB700, STRAP PIN FOR MEM BOOT AND EC ENABLE SWAPED.
I.E. LPC_CLK0 FOR EC ENABLE, AZ_RST# FOR MEM BOOT ENABLE.






SEL_27	0	100 MHz differential Spread SRC clock
	1	27MHz 3.3V 27MHz spread clock
SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock



R2.05
Change RNX3001 from 47 ohm to 0 ohm .The RNX3001 with modification of RN4401 is used to fix the LAD and SERIRQ signals coupling issue. However, the LPC debug board EEROM over-write function is not support now.







close to connector

Note:
LID_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.

Keyboard Connector



F7/N1 Keyboard



11/02

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title :POWER-ON SEQUENCE	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom			
Date: Wednesday, April 08, 2009		Sheet	32 of 94


5

4


3

2


1



R1.1




R1.1



R3002



GVDD




+1.8VSB_LAN

+1.5VSB_LAN


I_o: 198mA

I_o: 367mA




(22) L_ISOLATE#



GPIO54:BIOS default
設為GPI,disable LAN
設為低電平!





R3301



U3301



(12,20,53) NB_RST#








R3310


3.48KOhm

LU2


HT93LC46_A

ASUS Title : RTL8112(8111B)
 ASUSTek Computer Inc. Engineer: NEIL_PENG
 Size Project Name Rev
 A3 Date: Friday, April 10, 2009 Sheet 33 of 94







AUDIO POWER




HP CONN




External MIC CONN




MUTE CONTROL




Fix POP of the internal speaker when power-on



SPEAKER CONNECTOR (2W)



SPEAKER AMP



GMT 1431 (1st source) 06G045088010
 TI 6017 (2nd source) 06G045051010
 EUA6027 06G045097010

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title : MIC&LINEIN	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom			
Date: Wednesday, April 08, 2009		Sheet	38 of 94


5

4

3

2

1





If don't support NewCard Debug Card,Pls do
 (a) DNI all components of block A
 (b) Mount Block C (RN5401,R6975)

For PCMCIA Debug Card

If support NewCard Debug Card,
 Pls don't mount all components.

LCD Backlight Control


LCD Power






11/19

LED PANEL LVDS Interface

check




INVERTER Interface/Speaker CONN.




EMI


CAMERA & MIC





delete sim card function 20080804





Hall effect switch




R1.1 VGA部分調整：L4601、L4602、L4603調成0 ohm，C4601、C4603、C4605改為"/X"，C4602、C4604、C4606改成5PF。



2008/0807 Remove U4601/U4602




PLACE ESD Diodes near VGA port




Thermal Sensor

(30,75) SMB1_CLK SMB1_CLK 1st source: 06G023096010
 (30,75) SMB1_DAT SMB1_DAT 2nd source: 06G023026012


TEMP.SENSOR G780P11U SOP-8 GMT
 TEMP SENSOR MAX6657YMS+ SOP-8 MAXIM






DC FAN Control




SATA HDD



USB Cardreader












ODD




R2.0 06/11

USB IO Board







For Power LED




For Number Lock




For WireLess LED




For Caps. Lock








SW




SHUT_DOWN#








DC IN




BAT IN






Without Battery & Pull out Adapter




Hole-A




Hole-B



Hole-C




Spring




R1.2



Hole-D




Hole-E




Hole-F






GFX_VGA_RXN[0..7] (11)


(11) GFX_VGA_TXP[0..7]
(11) GFX_VGA_TXN[0..7]



PCI EXPRESS INTERFACE



GFX_VGA_RXP[0..7] (11)




(29) CLK_PCIE_PEG_VGA
(29) CLK_PCIE_PEG#_VGA



(20) PE_GPI00
(5,20,30) BUF_PLT_RST#



+3VS_VGA R7003 2 10KOhm



PWRCTRL_0	PWRCTRL_1	+VGA_VOORE_O	
L	L	1.2V	1.182V
H	L	1.10V	1.082V
L	H	1.0V	0.997V
H	H	0.9V	0.925

U7001B

MUT1 GFX

- >AA1 DVPCTRL_MVP_0
- >Y4 DVPCTRL_MVP_1
- >AC7 DVPCTRL_0
- >V2 DVPCTRL_1
- >U5 DVPCTRL_2
- >U1 DVPCLK
- >V7 DVPDATA_0
- >V2 DVPDATA_1
- >V8 DVPDATA_2
- >V4 DVPDATA_3
- >AB7 DVPDATA_4
- >W1 DVPDATA_5
- >AB8 DVPDATA_6
- >W3 DVPDATA_7
- >AB9 DVPDATA_8
- >W5 DVPDATA_9
- >AC6 DVPDATA_10
- >W6 DVPDATA_11
- >AD7 DVPDATA_12
- >AA3 DVPDATA_13
- >AC8 DVPDATA_14
- >AA5 DVPDATA_15
- >AE8 DVPDATA_16
- >AA6 DVPDATA_17
- >AE9 DVPDATA_18
- >AB4 DVPDATA_19
- >AD3 DVPDATA_20
- >AC10 DVPDATA_21
- >AC5 DVPDATA_22
- >AC2 DVPDATA_23

(76) MEMTYPE_0

(76) MEMTYPE_1

(76) MEMTYPE_2

(76) MEMTYPE_3

(91) PWRCTRL_0

(91) PWRCTRL_1

(91) PWRCTRL_2

(91) PWRCTRL_3

(91) PWRCTRL_4

(91) PWRCTRL_5

(91) PWRCTRL_6

(91) PWRCTRL_7

(91) PWRCTRL_8

(91) PWRCTRL_9

(91) PWRCTRL_10

(91) PWRCTRL_11

(91) PWRCTRL_12

(91) PWRCTRL_13

(91) PWRCTRL_14

(91) PWRCTRL_15

(91) PWRCTRL_16

(91) PWRCTRL_17

(91) PWRCTRL_18

(91) PWRCTRL_19

(91) PWRCTRL_20

(91) PWRCTRL_21

(91) PWRCTRL_22

(91) PWRCTRL_23

(91) PWRCTRL_24

(91) PWRCTRL_25

(91) PWRCTRL_26

(91) PWRCTRL_27

(91) PWRCTRL_28

(91) PWRCTRL_29

(91) PWRCTRL_30

(91) PWRCTRL_31

(91) PWRCTRL_32

(91) PWRCTRL_33

(91) PWRCTRL_34

(91) PWRCTRL_35







(91) PWRCTRL_36



(91) PWRCTRL_37


(91) PWRCTRL_38


(91) PWRCTRL_39

(91) PWRCTRL_40












These signals must be pulled high (to 3.3 V or 5 V) before VDDC is powered up.





100: 512M
001: 256M

ROM Configurations
100:M25P05



```

GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable)
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)

GPIO_1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable)
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for Desktop)

GPIO_2 - BIF_GEN2_EN (5.0 GT/s Enable)
0: Default (Driver Controlled Gen2)
1: Strap Controlled Gen2

GPIO(11,13,12) - CONFIG[2..0]
100 - 512Kbit M25P05A (ST)
CONFIG[2]
101 - 1Mbit M25P10A (ST)
101 - 2Mbit M25P20 (ST)
101 - 4Mbit M25P40 (ST)
CONFIG[1]
101 - 8Mbit M25P80 (ST)
CONFIG[0]
100 - 512Kbit Pm25LV512 (Chingis)
101 - 1Mbit Pm25LV010 (Chingis)

GPIO_8 - BIF_CLK_PM_EN
0 - Disable CLKREQ# power management capability
1 - Enable CLKREQ# power management capability

GPIO_5 - AMD BOARD FEATURES I
0: 1 RANK OF MEMORY 1: 2 RANKS OF MEMORY

GPIO_16 - AMD BOARD FEATURES II
BANK SELECT;

GPIO_7 - TV OUT STANDARD
0 - PAL TVO
1 - NTSC TVO

V2SYNC - VIP_DEVICE_STRAP_EN
0: Driver would ignore the value sampled on VHAD_0 during reset
1: Driver would use the value sampled at reset from VHAD_0 to determine whether or not a VIP slave device (e.g. Theater chip) is connected (i.e. 0 indicates yes, 1 indicates no).

GPIO_9 - VGA DISABLE : 1 for disable (set to 0 for normal operation)

HSYNC_VSYNC - AUD[1:0]
00 - No audio function
01 - Audio for DisplayPort and HDMI if adapter is detected
10 - Audio for DisplayPort only
11 - Audio for both DisplayPort and HDMI.

```

Memory ID Board Straps				
Vendor	DVPDATA(3,2,1,0)	ID	DDR2 Memory Type	Channel Size
Infineon (Qimonda)	0000	0	64M*16	
Samsung	0001	1	64M*16	
Hynix				
Micron				

<Variant Name>




Title : *

ASUSTeK COMPUTER INC **Engineer:**




Size	Project Name	Rev
Custom	N11	1.0T

Date: Thursday, April 09, 2009 Sheet 76 of 94


GPIO_21_BB_EN	+BBP
0	1.1V
1	1.5V










1.1-V rails should ramp before, or together with the 1.8-V rails. The 1.1-V nominal voltage rails should never lag the 1.8-V nominal voltage rails by more than 1.1 V within a 1 ms window.




R1.1 AMD advice




POWER EXPRESS SUPPORT
 PE_GPIO0 MXM RESET H: Enable
 PE_GPIO1 MXM POWER ENABLE H: Enable
 PE_GPIO2 MODE SWITCH
 TMDS_HPD0 MXM HOT PLUG





PE_GPIO2 :
 L: B1 Internal VGA
 H: B2 External VGA






<Variant Name>

		Title : Power_FLOW
ASUSTeK COMPUTER INC		Engineer: N/A
Size	Project Name	Rev
A	Oemga	1.0
Date: Wednesday, April 08, 2009		Sheet 80 of 94





Controller

1. Voltage & Current:
+1.8V: 8.2A

2. Frequency:
Ton=3.85p* $R_t(ON)/V_{in}$ -0.3us
Frequency=Vout/(Vin* T_{on})
=500KHZ

3. OCP:
Set PR8205=21.5kohm
Iocp=Rocp* I_{Dc} /Rds(on)=26A

4. Soft start time:
Soft-Star duration is 1.35ms

5. Inrush Current:
C total =220uF
I inrush=0.163A

Power stage


1. IP Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.035A$

2. Ripple Current:
Iripple=2.4A


3. Dynamic:
Ipeak=9.5A
ESR/2=4.5mohm
V=42.75mV



4. Inductor Spec:
Isat=25A
I_{dc}=15.5A
DCR=5.5mohm

5. MOSFET Spec:
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)



VTT_DDR / 0.5A





5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : Power_Charger	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date:	Wednesday, April 08, 2009	Sheet	84 of 94



5

4

3


2


1



Power stage	
Controller	<ol style="list-style-type: none"> 1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$ 2. Ripple Current: Iripple=2.5A 3. Dynamic: Ipeak=6.35 ESR/2=4.5mohm V=28.575mV 4. Inductor Spec: Isat=25A I_{dc}=15.5A DCR=5.5mohm 5. MOSFET Spec: H-side and L-side MOSFET: R_{ds(on)}=16.5mOhm (V_{gs}=4.5V) I_{cont}=30A (T=25) I_{peak}=120A (Pause<10us)
1. Voltage & Current:	+1.2VSUS: 10.5A
2. Frequency:	T _{on} =3.85p*R _{t(on)} /V _{in} -05=0.3us Frequency=V _{out} /(V _{in} *T _{on})=500KHZ
3. OCP:	Set PR8506=21.5kohm I _{ocp} =R _{ocp} *20/R _{ds(on)} =26A
4. Soft start time:	Soft-Star duration is 1.35ms
5. Inrush Current:	C total = 220uF I _{inrush} =0.163A


POWER GOOD DETECTOR






Power stage	
+5VSUS:	+3VSUS:
1. I/P Current: $I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 1.75A$	1. I/P Current: $I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 0.8A$
2. Ripple Current: $I_{rip} = 2.63A$	2. Ripple Current: $I_{rip} = 1.13A$
3. Dynamic: $I_{peak} = 5A$ $ESR / 1 = 1.5m\Omega$ $V = 75mV$	3. Dynamic: $I_{peak} = 3.3A$ $ESR / 1 = 15m\Omega$ $V = 49.5mV$
4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30m\Omega$	4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30m\Omega$
5. MOSFET Spec: H-side MOSFET: SI7326	
$R_{ds(ON)} = 30m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 6.5A$ ($T = 25^\circ C$) $I_{peak} = 10A$ (Pause = 10 us)	$R_{ds(ON)} = 30m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 6.5A$ ($T = 25^\circ C$) $I_{peak} = 10A$ (Pause = 10 us)
L-side MOSFET: 7326	
$R_{ds(ON)} = 30m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 6.5A$ ($T = 25^\circ C$) $I_{peak} = 10A$ (Pause = 10 us)	$R_{ds(ON)} = 30m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 6.5A$ ($T = 25^\circ C$) $I_{peak} = 10A$ (Pause = 10 us)



Controller	
+5VSUS:	+3VSUS:
1. Voltage & Current: +5VSUS: 5V & 3A	1. Voltage & Current: +3VSUS: 3.3V & 3A
2. Frequency: F = 400KHZ	2. Frequency: F = 500KHZ
3. OCP: Set PR8701 = 200 KOhm $l_{ocp} = R_{ocp} / R_{ds(on)} \cdot 1000000 = 6.6A$	3. OCP: Set PR8703 = 200KOhm $l_{ocp} = R_{ocp} / R_{ds(on)} \cdot 1000000 = 6.6A$
4. Soft start time: The Soft Star duration is 2ms	4. Inrush Current: $C_{total} = 66\mu F$ $I_{inrush} = 0.109A$
5. Inrush Current: C total = 88 uF I inrush = 0.22 A	




- 2.5V @ 0.2A**
- Dropout Voltage:**
 $\Delta V = 0.21V$ ($I_o = 0.3A$)
 - Current Limit:**
 $I_{limit} = 320mA$
 - Continue Current:**
 $I_{cont} = 300mA$
 - Power Dissipation:**
 $R_{thjc} = 250^\circ C/W$
 $P_d = 0.4W$
 - EN Voltage:**
 $V_{rising} = 2V$
 $V_{falling} = 0.8V$
 - Supply Voltage:**
 $V_{cc} = 3V$
 - Inrush current:**
 $T_{ss} = 400ns$
 $C_{total} = 10uF$
 $I_{inrush} = 0.063A$



- +1.5VS @ 1.2A**
- Dropout Voltage:**
 $\Delta V = 0.3V$ ($I_o = 2A$)
 - Current Limit:**
 $I_{limit} = 4A$
 - Continue Current:**
 $I_{cont} = 2A$
 - Power Dissipation:**
 $R_{thjc} = 52^\circ C/W$
 $P_d = 1.9W$
 - EN Voltage:**
 $V_{rising} = 1.4V$
 $V_{falling} = 0.8V$
 - Supply Voltage:**
 $V_{cc} = 5V$
 - Inrush current:**
 $T_{ss} = 400us$
 $C_{total} = 10uF$
 $I_{inrush} = 0.063A$





5

4

3

2

1

D

D

C

C

B

B

A

A


5


4

3


2

1

		Title :	
ASUSTek Computer INC.		Engineer:	
Size Custom	Project Name Oemga	Rev 1.0	
Date: <u>Wednesday, April 08, 2009</u>		Sheet	90 of 94




PWRCNTL_0	PWRCNTL_1	VGA_VCORE	
0	0	1.02	-5%
0	1	1.071	Normal
1	0	1.12	+5%
1	1	1.171	+10%



$T_{on} = 3.85p * R_t(ON) / V_{in} - 0.5 = 0.3us$
 $Frequency = V_{out} / (V_{in} * T_{on}) = 500KHZ$

- Controller**
- Voltage & Current:**
+1.2VSUS: 16A
 - Frequency:**
 - OCP:**
Set PR8506=21.5kohm
 $I_{ocp} = R_{ocp} * 20 / R_{ds(on)} = 26A$
 - Soft start time:**
Soft-Star duration is 1.35ms
 - Inrush Current:**
C total = 220uF
 $I_{inrush} = 0.163A$

- Power stage**
- IP Current:**
 $I_{in} = V_o * I_o / (0.75 * V_{in}) = 0.85A$
 - Ripple Current:**
Iripple=3.74A
 - Dynamic:**
 $I_{peak} = 6.1A$
 $ESR/2 = 4.5mohm$
 $V = 27.5mohm$
 - Inductor Spec:**
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $DCR = 5.5mohm$
 - MOSFET Spec:**
H-side and L-side MOSFET:
 $R_{ds(on)} = 16.5mOhm (V_{gs} = 4.5V)$
 $I_{cont} = 30A (T = 25)$
 $I_{peak} = 120A (Pause < 10us)$





VREF = 5.0V
 fosc(KHz) = 17000 / RT (KOhm)
 Soft start: ts(s) = 0.13 * CS (uF)

Adaptor 判斷點
 VTH of ACIN: 1.25V / 23.2 * (300+23.2) = 17.4V

Input Adaptor Max. Current Limit :
 $I_{limit_current} = (V_{adj1} - 0.075) / (25 * R_s)$
 $= (1.646 - 0.075) / 25 * 0.2 = 3.14A$

BATSEL_0	BATSEL_1	CELLS
1	1	2S
1	0	2S
0	1	3S
0	0	4S





**+1.2V_SATA /
220mA/350mA**

- 1.2V @ 0.1A**
- Dropout Voltage:**
 $\Delta V = 0.3V$ ($I_o = 2A$)
 - Current Limit:**
 $I_{limit} = 2.5A$
 - Continue Current:**
 $I_{cont} = 2A$
 - Power Dissipation:**
 $R_{thjc} = 52^{\circ}C/W$
 $P_d = 1.8W$
 - EN Voltage:**
 $V_{rising} = 2V$
 $V_{falling} = 0.8V$
 - Supply Voltage:**
 $V_{cc} = 3V$
 - Inrush current:**
 $T_{ss} = 400us$
 $C_{total} = 10uF$
 $I_{inrush} = 0.063A$

www.s-manuals.com