















F3T Block Diagram







Title : BLOCK DIAGRAM
 ASUS COMPUTER INC
 Project Name : F3T
 Size : Custom
 Rev : 2.0
 Date: Monday, May 29, 2006
 Sheet 1 of 74














3.5 MEM_MA_ADD[0:15]
 3.5 MEM_MA_BANK[0:2]




3.6 MEM_MB_ADD[0:15]
 3.6 MEM_MB_BANK[0:2]






Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V


















LCD LVDS Interface


Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

LCD Power




BIOS


BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.





INVERTER Interface





USB PORT 6 for USB CAMERA


























D
D
C
C
B
B
A
A

MDC CONN.







MINI PCIEX CONNECTOR



BLUETOOTH CONNECTOR




Signal direction- BT COEX_CLK_BT → JP7130 1 SHORT_PIN → BT_CHCLK → WLAN
CLK: BT → WLAN;
DATA: WLAN → BT





HDD



SATA_HDD




JAY0308->ME modify part number
to 12G15110022R .



CD-ROM





ASUS Title : EC IT8510TE

ASUSTek COMPUTER INC




Engineer: JAY TSAI

Size Project Name F3T

Rev 2.0


Date: Monday, May 29, 2006

Sheet 28 of 74




EC Hardware Strap

strap value sampled after VSTBY power up reset




BADDR[1:0]


No pull up:
The register pair to access PNPCFG is 002Eh and 002Fh.
Ext 10K up on BADDR0:
The register pair to access PNPCFG is 004Eh and 004Fh.
Ext 10K up on BADDR1:
The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBALR.




PPEN

No pull up:
Normal
Ext 10K up:
KBS interface pins are switched to parallel port interface for in-system programming.








NEW CARD SOCKET




3 IN 1 CARD READER SOCKET






LAN PORT


PHY_AVDD18




R1.1



IEEE1394 /X




IEEE1394 /X



R1.1


CON19

15



CON18
WTOB_CON_2P

Chassis GND




R1.1
swap

JAY0308->R1.0 mount part.

Chassis GND

LPC DEGUG CONNCTOR



FPC_CON_12P /X
Bottom Contact



Title : RJ11+45

ASUSTeK COMPUTER INC

Engineer: JAY TSAI



Size Custom


Rev 2.0

F3T

Date: Monday, May 29, 2006

Sheet 1 of 74







Title : Discharge Circuit

ASUSTek COMPUTER INC
Engineer: JAY TSAI


Size Project Name F3T
Custom Rev 2.0

Date: Monday, May 29, 2006 Sheet 36 of 74

R2.0_4_27

ME change T.P switch from
12G09103004E to 12G09103004P

for Cap. Lock




for Num Lock





for Scroll Lock



For SATA/IDE LED




TOUCH PAD SWITCH




Delete T/P LED circuit


SHUT_DOWN#

R2.0_4_27
LED 1,2,3,5,6,7,8 P/N change from
12G091030021 to 07G015700341LED 4 P/N change from
07G015700024 to 07G015700064


For POWER LED




For BT LED



For WireLess LED



For BATTERY LED



Title : LED/SW/TouchPad


ASUSTeK COMPUTER INC

Engineer: JAY TSAI


Size C Project Name F3T Rev 2.0

Date: Monday, May 29, 2006


Sheet 37 of 74







Without Battery & Pull out Adapter



DC Power Jack





Note: Reserved



FOR CPU



FOR VGA



FOR SCREW HOLE



Title : DC/BATT IN & Screw Hole

ASUSTek COMPUTER INC

Engineer: JAY TSAI

Size

Project Name

F3T

Rev

2.0

Date: Monday, May 29, 2006

1

Sheet 39 of 74

D

D

C


C


B


B


A


A






















R2.0 SLI



Variant Name:			
ASUS®			Title : LVDS SWITCH
Engineer: JAY TSAI			Rev 2.0
Size	Project Name		
B	F3T		
Date: Monday, May 29, 2006	Sheet 48	of 74	

Nvidia design guide page 39.

"1" =TV
"0" =VGA





BY Pass CRT



C51 DAC GREEN	R7377.1	X	2	0Ohm	CRT GREEN SW
C51 DAC RED	R7378.1	X	2	0Ohm	CRT RED SW
C51 DAC BLUE	R7379.1	X	2	0Ohm	CRT BLUE SW

To support monochrome VGA display monitor detection.

Detect TV	RN87A	1	10kOhm	2	TV Y SW
Detect TV	RN87B	3	10kOhm	4	TV CVBS SW
Detect VGA	RN87C	5	10kOhm	6	CRT GREEN SW
	RN87D	7	10kOhm	8	X



CRT_RED_G73M	1	0Ohm	2	CRT_RED
CRT_GREEN_G73M	3	0Ohm	4	CRT_GREEN
CRT_BLUE_G73M	5	0Ohm	6	CRT_BLUE
	7	X	8	X
TV_CVBS_G73M	1	0Ohm	2	TV_CVBS
TV_C_G73M	3	0Ohm	4	TV_C
TV_Y_G73M	5	0Ohm	6	TV_Y
	7	X	8	X



Title : TV&CRT&BACKLIGHT&LCD PWR switch

Engineer: <OrgAddr1>

<OrgName>

Size Project Name

<Doc> Rev








<P/N> 2.0


<OrgAddr2>


Date Monday, May 29, 2006

Sheet 48 of 74

R1.1









Title : test

Engineer: <OrgAddr1>

Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006		Sheet 52	of 74







Title : test

Engineer: <OrgAddr1>

Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006			Sheet 54 of 74









Title : test

Engineer: <OrgAddr1>

Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006			Sheet 56 of 74








Title : test


Engineer: <OrgAddr1>


Size	Project Name	Rev
A	<Doc> <OrgAddr2>	1
P/N		


Date: Monday, May 29, 2006


Sheet 59 of 74























D

D

C

C


B



B

A

A









NOTE 1

The level shifter for the signals from us: CPU_RST, CPU_PWDG, HT_STOP outputs from C51, these 3 signals are bi-directional signals and we may use the input the portion of the I/O buffer. We confirmed 1.8V is in the area that is may not be recognized correctly.

NOTE 2 ROM Strap Block Location

The ROM Strap logic is implemented in the subtractive device in the system. This ensures that there is the minimum amount of logic between the subtractive device and the system BIOS, thus reducing the portions of the design that must come up operating correctly on reset. The companion MCP needs only PCI_CLK and the LPC bus to come up before it can complete its ROM Strap. C51 needs the Hypertransport link to the companion MCP to come up before the ROM Strap can begin. This link boots to a fixed frequency and relies on the clock from the companion MCP so it should require no additional configuration to start up.

NOTE 3 Getting Pointers to Safe or User Tables

The first read by the ROM Strap logic is to read a fixed address to get a pointer to the BIOS table. There are two pointers—one for the Safe table and one for the User table. The C51 will always read from the User table, but the companion MCP may override it and force it to read from the Safe table. The C51 will be unaware that this has occurred, but will receive a pointer to the Safe table instead of the User table. The C51 will always check that the table has the magic value 2B16D065h as the first entry in the table..

Note: The User and Safe tables may reside at any address in the ROM BIOS image. There are no restrictions for data alignment for any of these tables; they may appear at any byte-aligned

NOTE 4

1. What is "Defer shut down"?

Ans: The signal is used only in system with more than one MCP51 (master/slave).

The master will wait for the slave (via this pin) before shutting down.


NOTE 5

2. Why is 4.7uF necessary for VCC_RTC?

Ans: VBAT input consumes much more power (10-20 times more) when the chip is powered up. 10uA is only when it is powered by battery.

NOTE 6

Battery discharge current is 6A.



www.s-manuals.com