



# A8T/M SCHEMATIC R2.1

PAGE	Content	PAGE	Content
<b>SYSTEM PAGE REF.</b>		<b>POWER PAGE REF.</b>	
4	AMD S1 CPU--HT	61	POWER_VCORE
5	AMD S1 CPU--CNIL	62	POWER_SYSTEM
6	AMD S1 CPU--DDR2	63	POWER_I/O_1.2VO & 1.0VO
7	AMD S1 CPU--PWR/GND	64	POWER_I/O_LDO
8	DDR2 SO-DIMM_0	65	POWER_I/O_DDR2
9	DDR2 SO-DIMM_1	66	POWER_VGA_CORE (Empty)
10	DDR2 ADDRESS TERMINATION	67	POWER_LOAD_SYSTEM
11	C51M--HT TO CPU	68	POWER_CHARGER
12	C51M--HT TO MCP	69	POWER_PIC
13	C51M--PCI-E	70	POWER_PROTECT
14	C51M--CRT & LVDS	71	POWER_SWITCH_+5VLCM
15	C51M--PWR/GND	72	POWER_DIAGRAM
16	VGA CONN		
17	LVDS & INVERTER CONN		
18	CRT & TV_OUT		
19	MCP51--HT		
20	MCP51--PCI		
21	MCP51--IDE		
22	MCP51--USB & HDA & GPIO		
23	MCP51--PWR/GND		
24	HDD & CD-ROM CONN		
25	USB PORTS		
26	SUPER I/O LPC47N217		
27	BIOS & FIR		
28	KBC 38857		
29	SM BUS & POWER PORT		
30	PCI-E--MINI CARD		
31	PCI-E--NEW CARD		
32	PCI--LAN RTL8110CL		
33	RJ45 & RJ11		
34	PCI--1394, CardReader R5C832		
35	PCI--4 IN1 CON		
36	AUDIO CODEC ALC660		
37	AUDIO AMP G1420		
38	MDC,B/T,TPM & DISCHG,HOLE		
39	DVI CONN		
40	ACIN, BAT, FAN, I/O PORT		
41	SW & LED & TP		
42	POWER-ON SEQUENCE		
43	HISTORY		
44	I/O PORT		

Core Designs

 PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>PAGE REF.</b>	SCHEMATIC FILE NAME:	DESIGN ENGINEER: <b>Albert Su</b>
	<b>2.1</b>	SHEET <b>1</b> OF <b>55</b>		RELEASE DATE:	

# A8T/M AMD S1/C51MV BLOCK DIAGRAM



©Core Designs

	PROJECT: <b>A8T</b>	REVISION: 2.1	DATE: Friday, July 21, 2006	DESCRIPTION: <b>BLOCK DAIGRAM</b>	SCHEMATIC FILE NAME: _____	DESIGN ENGINEER: <b>Albert Su</b>
			SHEET 2 OF 55		RELEASE DATE: _____	

PCI Device	IDSEL#	REQ/GNT#	Interrupts	PC/PCI
Chipset (Host to PCI)	(AD30 internal)	n/a		
LAN -- Realtek	AD17	1	C	
1394	AD16	0	A	
4 IN 1		0	B	

SM\_BUS ADDRESS : Thermal MAX6657 = 1001100x ( 98h )  
DDR\_SODIMM0 = 1010000x ( A0h )  
DDR\_SODIMM1 = 1010001x ( A2h )

MCP51_GPIO	Use As	Signal Name	Power
GPIO_1	GPI	PCB_ID2	+3VS
GPIO_2	GPI	KB_SCI#	+3VSUS
GPIO_3	GPI	PWRLMT#	+3VSUS
GPIO_4		SUS_STAT#	+3VSUS
GPIO_5	GPO	802_LED_EN#	+3VSUS
GPIO_6	GPO	MCP_TV_EN	+3VSUS
GPIO_7	GPO	CB_SD#	+3VSUS
GPIO_8		CR_VID0	+3VSUS
GPIO_9		CR_VID1	+3VSUS
GPIO_10		(CR_VID2)	+3VSUS
GPIO_11:16]		(CPD_VID[0:5])	+3VSUS
GPIO_17		(LID#)	+3VSUS
GPIO_18		BATT_TALARM#	+3VSUS
GPIO_19		USB_OC#1	+3VSUS
GPIO_20	GPO	1 Hz	+3VSUS
GPIO_21	GPO	IGP_DDC_SELECT	+3VSUS
GPIO_22		ACZ_SDINO_AUD	+3VSUS
GPIO_23		ACZ_SDINI_MDC	+3VSUS
GPIO_24	GPI	CHG_FULL_OC	+3VSUS
GPIO_25		SMB_MEM_SCL	+3VSUS
GPIO_26		SMB_MEM_SDA	+3VSUS
GPIO_27		SMB_CLK_SB	+3VSUS
GPIO_28		SMB_DAT_SB	+3VSUS
GPIO_29		(SMB_ALERT#)	+3VSUS
GPIO_30		PCI_PME#	+3VSUS
GPIO_31	GPI	STO_SMI#	+3VSUS
GPIO_32		EXTSMI#_3A	+3VSUS
GPIO_33	GPI	(R3#)	+3VSUS
GPIO_34		SUS_CLK	+3VSUS
GPIO_35	GPO	WLAN_ON#	+3VSUS
GPIO_36			+3VSUS
GPIO_37	GPO	OP_SD#	+3VSUS
GPIO_38	GPO	MXM_PWR_ON	+3VS
GPIO_39	GPI	VGA_DETECT#	+3VS
GPIO_40	GPO	BACK_OFF#	+3VS
GPIO_41	GPI	VGA_PWRGD	+3VS
GPIO_42		PM_CLKRUN#	+3VS
GPIO_43		PCI_PERR#	+3VS
GPIO_44		ACZ_SYNC	+3VS
GPIO_45		ACZ_SDOUT	+3VS
GPIO_46	GPO	BT_ON/OFF#	+3VS


MCP51_GPIO	Use As	Signal Name	Power
GPIO_47	GPI	LOAD_TEST	+3VS
GPIO_48			
GPIO_49	GPO	FWH_WP#	+3VS
GPIO_50	GPO	LCD_VDD_EN_GM	+3VS
GPIO_51	GPO	LCD_BACKEN_GM	+3VS
GPIO_52		EDID_CLK_C51M	+3VS
GPIO_53		EDID_DATA_C51M	+3VS
GPIO_54	GPO	GPU_ON	+3VS
GPIO_55		HA2OGATE	+3VS
GPIO_56		KBDCPURST	+3VS
GPIO_57		SATA_LED#	+3VS
GPIO_58		CPU_THERMTRIP#	+3VS
GPIO_59		PM_THERMTRIP#	+3VS
GPIO_60	GPI	PCB_ID0	+3VS
GPIO_61	GPI	PCB_ID1	+3VS
GPIO_62	GPO	IGP_SELECT	+3VS
GPIO_63		(CABLE_DET_F)	+3VS
GPIO_64		(CABLE_DET_S)	+3VS

47N217_GPIO	USE_AS	SIGNAL_NAME	Power
GPIO10	GPI		+3VS
GPIO[11:12]	GPO		+3VS
GPIO[13:14]	GPI		+3VS
GPIO23	GPO		+3VS
GPIO[40:45]	GPI		+3VS
GPIO46	GPI		+3VS
GPIO47	GPI		+3VS

M38857_GPIO	USE_AS	SIGNAL_NAME	Power
P23	GPO	MSK_INSTKEY#	+3V
P22	GPO	BAT_LEARN	+3V
P21	GPO		+3V
P20	GPO	KBCRSM	+3V
P42	GPO	WATCHDOG	+3V
P43	GPI	SWDJ_EN	+3V
P44	GPO	KBCPURST_3Q	+3V
P45	GPO	KBC_GA20	+3V
P46	GPO	KBSCI_3Q	+3V
P47	GPI	PM_CLKRUN#	+3V
P50	GPI	BAT_LLOW#_OC	+3V
P51	GPI	FAN1_TACH	+3V
P52	GPO	KBDDT0	+3V
P53	GPO	KBDDT1	+3V
P54	GPI	LID_KBC#	+3V
P55	GPI	BAT_IN_OC#	+3V
P56	GPO	FAN1_DC	+3V
P57	GPO	ADJ_BL	+3V
P67	GPI	NEWCARD_OFF#	+3V
P66	GPI	PANLOCK_#	+3V
P65	GPI	MARATHON_#	+3V
P64	GPI	ACIN_OC#	+3V
P63	GPI	NEWCARD_DET#	+3V
P62	GPI	WIRELESS_#	+3V
P61	GPI	INTERNET_#	+3V
P60	GPI	BLUETOOTH_#	+3V
P76	GPI	SMD_BAT	+3V
P77	GPI	SMC_BAT	+3V
P27	GPO	SCR_LED#	+3V
P26	GPO	NUM_LED#	+3V
P25	GPO	CAP_LED#	+3V
P24	GPO	SET_PCIRSTNS#	+3V
P40	GPO	KBC_EXTSMI	+3V
P41	GPO	PANLOCK_LED	+3V


Core Design

	PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>SCHEMATICS REF.</b>	SCHEMATIC FILE NAME:	DESIGN ENGINEER: <b>Albert Su</b>
		<b>2.1</b>	SHEET <b>3</b> OF <b>55</b>		RELEASE DATE:	



Core Designs



	PROJECT: <b>A8T</b>	REVISION <b>2.1</b>	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>S1 CPU HT</b>	SCHEMATIC FILE NAME :	DESIGN ENGINEER : <b>Albert Su</b>
			SHEET <b>4</b> OF <b>55</b>		RELEASE DATE :	





ASUS PROJECT: <b>A8T</b>	REVISION	DATE: Friday, July 21, 2006	DESCRIPTION: <b>S1 CPU CNTL</b>	SCHEMATIC FILE NAME: _____	DESIGN ENGINEER: <b>Albert Su</b>
	2.1	SHEET <b>5</b> OF <b>55</b>		RELEASE DATE: _____	

8 M\_A\_DQ[0..63] M A DQ[0..63]


9 M\_B\_DQ[0..63] M B DQ[0..63]




<1200 mil from CPU




<1200 mil from CPU




Place under socket on bottom side



SOCKET638




Place under socket on bottom side




Place close to socket



Place close to socket

Place under socket on bottom side





SOCKET638









Layout Note: Place these Caps near SO DIMM 0










Layout Note: Place these Caps near SO DIMM 1






Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9V




©Core Designs

ASUS	PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>DDR2 ADDRESS TERMINATION</b>	SCHEMATIC FILE NAME:	DESIGN ENGINEER: <b>Albert Su</b>
		<b>2.1</b>	SHEET <b>10</b> OF <b>55</b>			




Core Designs

	PROJECT: <b>A8T</b>	REVISION <b>2.1</b>	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>C51M HT</b>	SCHMATIC FILE NAME :	DESIGN ENGINEER : <b>Albert Su</b>
			SHEET <b>11</b> OF <b>55</b>		RELEASE DATE :	




Core Designs


ASUS	PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION:	SCHMATIC FILE NAME:	DESIGN ENGINEER:
		2.1	SHEET <b>12</b> OF <b>55</b>	<b>C51M HT TO MCP</b>	RELEASE DATE:	<b>Albert Su</b>



ASUS	PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION:	SCHEMATIC FILE NAME:	DESIGN ENGINEER:
		<b>2.1</b>	SHEET <b>13</b> OF <b>55</b>	<b>C51M PCI-E</b>	RELEASE DATE:	<b>Albert Su</b>





ASUS	PROJECT: <b>A8T</b>	REVISION: <b>2.1</b>	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>C51M CRT&amp;LVDS</b>	SCHMATIC FILE NAME: _____	DESIGN ENGINEER: <b>Albert Su</b>
		SHEET: <b>14</b> OF <b>55</b>			RELEASE DATE: _____	










L4F			
G1	GND1	GND34	V19
AA21	GND2	GND35	T14
AA33	GND3	GND36	C20
U44	GND4	GND37	R17
H14	GND5	GND38	AB14
C11	GND6	GND39	U12
AB4	GND7	GND40	G13
AA4	GND8	GND41	Y16
J15	GND9	GND42	H21
E12	GND10	GND43	AB8
AB10	GND11	GND44	C22
Y18	GND12	GND45	F22
E18	GND13	GND46	L22
L18	GND14	GND47	P22
E15	GND15	GND48	Y22
Y11	GND16	GND49	AA22
L19	GND17	GND50	AA23
N17	GND18	GND51	AA24
F18	GND19	GND52	AA25
H17	GND20	GND53	L11
L13	GND21	GND54	M11
M19	GND22	GND55	M11
T17	GND23	GND56	P11
D11	GND24	GND57	M12
T12	GND25	GND58	P12
H8	GND26	GND59	M13
D19	GND27	GND60	F13
M19	GND28	GND61	M14
L21	GND29	GND62	F13
M19	GND30	GND63	M14
F19	GND31	GND64	M14
L14	GND32	GND65	P14
L14	GND33	GND66	L12
C51MV			
F3	PE_GND1	PE_GND12	K6
S2	PE_GND2	PE_GND13	M6
P8	PE_GND3	PE_GND14	P6
N8	PE_GND4	PE_GND15	T6
K4	PE_GND5	PE_GND16	W6
N4	PE_GND6	PE_GND17	W8
L4	PE_GND7	PE_GND18	B8
W4	PE_GND8	PE_GND19	P8
Y4	PE_GND9	PE_GND20	F4
U9	PE_GND10	PE_GND21	M8
H9	PE_GND11	PE_GND22	W8




Parity Inversion:  
PEXP\_TXP0, 1, 2, 4, 5,  
6, 8, 14

+1.5VS	19,21,22,23,30,31,38,48
+1.8VS	5,15,17,48
+2.5VS	5,11,14,15,18,38,48
+3VS	5,8,9,13,14,15,17,18,19,20,21,22,23,24,26,27,28,29,30,31,34,36,38,39,41,48,61,70
+5V	9,18,26,28,31,38,40,41
+12VS	17












ASUS PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION:	SCHMATIC FILE NAME :	DESIGN ENGINEER :
	<b>2.1</b>	SHEET <b>18</b> OF <b>55</b>	<b>CRT &amp; TV OUT</b>	RELEASE DATE :	<b>Albert Su</b>




©Core Designs


ASUS	PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>MCP51 HT I/F</b>	SCHEMATIC FILE NAME:	DESIGN ENGINEER: <b>Albert Su</b>
		<b>2.1</b>	SHEET <b>19</b> OF <b>55</b>		RELEASE DATE:	








ASUS	PROJECT: <b>A8T</b>	REVISION: <b>2.1</b>	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>MCP51 USB/HDA</b>	SCHEMATIC FILE NAME:	DESIGN ENGINEER: <b>Albert Su</b>
		SHEET: <b>22</b>	OF: <b>55</b>	RELEASE DATE:		



USG







AE26	GND1	NH6
AE1	GND2	NH5
AD22	GND3	NH4
GND4	NH3	
AD16	GND5	NH2
AD14	GND6	NH1
AD12	GND7	NH0
AD10	GND8	MH8
AD8	GND9	MH7
GND10	GND10	MH6
AD6	GND11	MH5
AD4	GND12	MH4
AC24	GND13	MH3
AS	GND14	MH2
AA24	GND15	MH1
W	GND16	MH0
W24	GND17	LH8
W	GND18	LH7
W18	GND19	LH6
LH4	GND20	LH5
LH2	GND21	LH4
T6	GND22	LH3
T4	GND23	LH2
L14	GND24	LH1
GND25	GND25	LH0
GND26	GND26	K4
GND27	GND27	K3
GND28	GND28	K2
GND29	GND29	K1
GND30	GND30	E4
GND31	GND31	E3
GND32	GND32	C20
GND33	GND33	C19
GND34	GND34	C18
GND35	GND35	A26
GND36	GND36	AL
GND37	GND37	HE
GND38	GND38	HE
GND39	GND39	HM
GND40	GND40	LH
GND41	GND41	RM
GND42	GND42	L4
GND43	GND43	N4
GND44	GND44	W4
GND45	GND45	L5
GND46	GND46	L6
F20	SATA_GND1	C21
D18	SATA_GND2	C10
D16	SATA_GND3	C17
D14	SATA_GND4	C15
E20	SATA_GND5	C14
C16	SATA_GND6	C14
C16	SATA_GND7	C14
B21	SATA_GND8	A12
A21	SATA_GND9	A12

MCP51










+5V  $\rightarrow$  +5V 9,16,18,28,31,38,40,41


Core Designs

	PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>USB PORTS</b>	SCHEMATIC FILE NAME:	DESIGN ENGINEER: <b>Albert Su</b>
		<b>2.1</b>	SHEET <b>25</b> OF <b>55</b>		RELEASE DATE:	


# Super I/O



	PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>SUPER IO LPC47N217</b>	SCHEMATIC FILE NAME: _____	DESIGN ENGINEER: <b>Albert Su</b>
		2.1	SHEET <b>26</b> OF <b>55</b>		RELEASE DATE: _____	



SST 48LF004A-33-4C-N  
 PLCC32 Socket Part Number :  
 12G043400324  
 Graphics from:  
 05-001005111



+3VS → +3VS 5,8,9,13,14,15,16,17,18,19,20,21,22,23,24,26,28,29,30,31,34,36,38,39,41,48,61,70





Core Designs

	PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>BIOS , IR</b>	SCHEMATIC FILE NAME :	DESIGN ENGINEER :
		<b>2.1</b>	SHEET <b>27</b> OF <b>55</b>		RELEASE DATE :	<b>Albert Su</b>

P2.1 Low : Power Button Override disable  
Input Event only at P54, P55, P60 - P67

P50, P43, P54, P55 are wake-up event  
inputs when KBC in standby mode


EC should set  
OP\_SD low in S3,  
keep from  
leakage



P54, P55, P43, P50 are  
wake-up event  
inputs when KBC in  
standby mode


80mA

MCP51







+3VA	→	+3VA	22,38,41,42,48,71
+3VSUS	→	+3VSUS	5,17,20,22,23,28,32,42,46,48,70
+0.9VS	→	+0.9VS	16
+1.5VS	→	+1.5VS	19,21,22,23,30,31,38,48
+2.5VSC	→	+2.5VSC	5,11,14,15,16,18,38,48
+3VS	→	+3VS	5,8,9,13,14,15,16,17,18,19,20,21,22,23,24,26,27,28,30,31,34,38,39,41,48,61,70
+5VS	→	+5VS	14,18,23,24,28,36,37,38,39,40,41,61
+12VS	→	+12VS	16,17
+1.8V	→	+1.8V	5,7,8,9,10,38,65
+3V	→	+3V	22,28,30,31,35,37,38,42
+5V	→	+5V	9,16,18,25,28,31,38,40,41
+12V	→	+12V	25,40
+VCORE	→	+VCORE	5,7,61
+5VLCM	→	+5VLCM	28,68,69,70,71

Core Designs




+1.5VS → 19, 21, 22, 23, 31, 38, 48  
 +3V → 22, 28, 31, 35, 37, 28, 42  
 +3VS → 5, 6, 8, 9, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 28, 29, 31, 34, 36, 38, 39, 41, 48, 61, 70

ASUS PROJECT: <b>A8T</b>	REVISION	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>MINI CARD</b>	SCHEMATIC FILE NAME :	DESIGN ENGINEER : <b>Albert Su</b>
	<b>2.1</b>	SHEET <b>30</b> OF <b>55</b>		RELEASE DATE :	




+1.5V C	+1.5V	19,21,22,23,30,38,48
+3V C	+3V	5,8,9,13,14,15,16,17,18,19,20,21,22,23,24,26,27,28,29,30,34,36,38,39,41,48,61,70
+3V C	+3V	22,28,30,35,37,38,42






	RTL8100C	RTL8110SB	
AVDDH	N/A	3.3AVDD	PIN 10/120
V_12P	2.5AVDD	3.3AVDD	PIN 12
AVDDL	3.3AVDD	2.5AVDD	307mA PIN 3/7/20/16
V_DAC	N/A	2.5AVDD	PIN 24/32/45/54/64 78/99/110/116
DVDD_A	2.5VDD	1.2VDD	226mA PIN 126
DVDD	N/A	1.2AVDD	11mA






Core Design





+3V O → +3V 22.28,30.31,37.38,42  
 +12V O → +12V 25.37,40.67



<Core Design>



PROJECT: **A8T**


REVISION: **2.1**


DATE: **Friday, July 21, 2006**  
 SHEET **35** OF **55**

DESCRIPTION: **4 IN 1 CONN**




SCHEMATIC FILE NAME: \_\_\_\_\_  
 RELEASE DATE: \_\_\_\_\_

DESIGN ENGINEER: **Albert Su**







# AUDIO OUT AMP




ASUS PROJECT: <b>A8T</b>		REVISION: <b>2.1</b>	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>AUDIO AMP (G1420)</b>	SCHEMATIC FILE NAME:	DESIGN ENGINEER: <b>Albert Su</b>
		SHEET: <b>37</b>	OF: <b>55</b>	RELEASE DATE:		




**Azalia MDC MODEM CON**





**Bluetooth Module CON**



**TPM Module CON**








**Camera Module CON**





+1.5V	+1.5V	19,21,22,23,30,31,48
+1.8V	+1.8V	5,7,8,9,10,65
+2.5V	+2.5V	5,11,14,15,16,18,48
+3V	+3V	22,29,30,31,35,37,42
+3VS	+3VS	5,8,9,13,14,15,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,34,36,39,41,48,61,70
+5V	+5V	3,16,18,25,28,31,40,41
+5VS	+5VS	14,18,23,24,28,29,36,37,39,40,41,61

Core Design






**FAN CONTROL**




**I/O PORT**








**ACIN\_CONN**

+5V 9,16,18,25,28,31,38,41  
+5VSB 14,16,23,24,28,29,36,37,38,39,41,61





+3VS	5, 8, 9, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 34, 36, 38, 39, 48, 61, 70
+5V	9, 16, 18, 25, 28, 31, 38, 40
+5VS	14, 18, 23, 24, 28, 29, 36, 37, 38, 39, 40, 61
+12VS	67



- +3V ○ → +3V 22.28,30.31,35,37,38
- +3VA ○ → +3VA 22.36,41,46,71
- +3VSUS ○ → +3VSUS 5,17,20,22,23,29,32,46,48,70

Revision History

Power:

System:

Core Design



PROJECT: **A8T**


REVISION  
**2.1**

DATE: **Friday, July 21, 2006**  
SHEET **43** OF **55**





DESCRIPTION: **HISTORY**

SCHEMATIC FILE NAME :  
RELEASE DATE :

DESIGN ENGINEER : **Albert Su**




1394A



Core Design

	PROJECT: <b>A8T</b>	REVISION: <b>2.1</b>	DATE: <b>Friday, July 21, 2006</b>	DESCRIPTION: <b>I/O PORT</b>	SCHEMATIC FILE NAME: _____	DESIGN ENGINEER: <b>Albert Su</b>
			SHEET: <b>44</b> OF <b>55</b>		RELEASE DATE: _____	



Ref: 1.24V  
 ON: EN=2V (A/D\_DOCK\_IN=17V)  
 OFF: EN=0.6V (A/D\_DOCK\_IN=5.1V)


BATTERY IN CIRCUIT


6/7 for bat current limit

<Core Design>

**ASUS** Title : POWER\_SWITCH\_5VLCM  
 ASUSTECH Engineer: Eric\_Ko

Size	Project Name	Rev
Custom	ABT	2.1
Date: Friday, July 21, 2006	Sheet: 64	of 95





PR6122 close to PL6101

5/10 charge to change ICP >40A 5/14 SE charge VREF = 2V  
 SKIP#>2.7V, TWO PHASE PWM MODE  
 2.3V>SKIP#>1.2V, TWO PHASE PWM MODE  
 SKIP#<0.8V, SINGLE PHASE PWM MODE  
 CPU\_PSI#:HIGH, SKIP#=5V  
 CPU\_PSI#:LOW, SKIP#=1.74V





- PT6100\_1 TPC28T CPU\_VID0
- PT6100\_0\_1 TPC28T CPU\_VID1
- PT6100\_0\_2 TPC28T CPU\_VID2
- PT6100\_0\_3 TPC28T CPU\_VID3
- PT6110\_1 TPC28T CPU\_VID4
- PT6111\_1 TPC28T CPU\_VID5
- PT612\_0\_1 TPC28T CPU\_PWR\_GD
- PT613\_0\_1 TPC28T CPU\_VDD\_FB
- PT613\_0\_2 TPC28T CPU\_VDD\_FB

<Core Design>

**ASUS** Title: POWER\_VCORE

ASUSTek Project Name: ASUSTek Engineer: Eric\_Ko


Size	Project Name	Rev
Custom	ASUSTek	2.1
Date: Friday, July 21, 2006	Sheet: 61 of 66	




<Core Design>


<b>ASUS</b>		<b>Title : POWER_SYSTEM</b>	
ASUSTECH	Project Name	Engineer:	Eric_Ko
Size	Custom	ABT	Rev 2.1
Date: Friday, July 21, 2006	Sheet	62	of 95









+3VA




+1.5VS




+1.5VSUS



+1.5VS\_VG




+2.5VS



<Core Design>



<b>ASUS</b>		<b>Title : POWER_IO_LDO</b>	
ASUSTECH	Project Name	Engineer: Eric_Ko	
Rev	0	0.1uF/25V	2/1
Rev	1	ASUS	2/1

Rev: 0000\_Rev 01-2005 Sheet: 64 of 65




-Core Design-

<b>ASUS</b>		<b>Title :</b> POWER_IO_DDR1
Engineer: <b>Eric Ko</b>		
Size: Custom	Project Name: <b>ABT</b>	Rev: 2.1
Date: Friday, July 21, 2006	Sheet: 66	of 66



+3VA	22.38,41,48,71
+5VA	5.46,47,48,65,71
AC_BAT_SYS	16,17,46,47,48,61,65,68,71
+VDDREF	5,76
+VDD	46,70
+3V	22
+1.2V	47
+1.2VSUS	48
+0.9V	15
+2.5V	48
+1.2VSUS	11,12,13,14,15,23,47
+2.5V	5,13,14,15,19,20,21,22,23,30,47,48,61,70
+3VSUS	5,20,22,23,30,46,48,70
+1.5VSUS	23,48
+0.9V	7,48,65
+1.2V	25,35,37,40
+1.2VS	41
+5V	31
+5VS	14,23,61
+2.5V	5,11,14,15,48
+1.8V	65
+1.8V	5,17,19,65
+1.8VS	5,15,17,48
BAT	39,68,71
+5VCHG	68,69,71
+5VLCM	68,69,70,71
+2.5VREF	68,69,70,71
+1.2VS_HT	4,5,7,11,15,48
+1.2V	47
+3VAD	48



maxim recommend  
1uF 3/6  
change


LDO : 5.4V  
REF : 4.2235V

AD\_IINP (5%), R(0.7%), 2.5VERF(0.2%) = 5.9%  
90W / 19V \* 0.941 = 4.46A  
4.46A \* 10mOHM = 44.6mV  
44.6 \* 3uA \* 10K = 1.338V


- AC\_In\_Threshold 2.048Vmax A/D\_DOCK\_IN >17.46V active
- Adapter Ilimax = 10.075V/Rsense(ADin)[VCLS/VREF] Rsense(ADin)=0.01 ohm VCLS= 2.55V => Ilimax=4.6A => Constant Power = 19 \* 4.737A = 90W
- Charge Current Ichg = [0.075V/Rsense(CHG)]/[ICTL/0.5V] Rsense(CHG)=0.025 ohm VICTL= 3.0V => Ichg = 2.5A VICTL= 1.5V => Ichg = 1.25A VICTL= 0.18V => Ichg = 150mA
- Vbatt = Cell \* [Vref + [(VCTL-1.8V)/9.52]] VCTL= 1.815V => Vbatt = 4.2V
- Mode pin : Vmode > 2.8V (tie to LDO pin) => 4 Cells 2.0 > Vmode > 1.6V (floating) => 3 Cells 0.8 > Vmode (tie to GND) => Learning mode
- VICTL < 0.8V or DCN < 7V => Charger Disable


<Core Design>

ASUSTECH		Title : POWER_CHARGE	
Project Name		Engineer: Eric_Ko	
Size	Custom	Rev	2.1
Date: Friday, July 23, 2006		Sheet	68 of 55



Adaptor error circuit for +19V adaptor  
 $V_{th} = 17.5V$  (MAX. 17.8V & MIN. 17.2V)





-Core Design-

<b>Title : POWER_PROTECT</b>	
ASUSTECH <b>Engineer: Eric_Ko</b>	
Size	Project Name
Custom	<b>A8T</b>
Date: Friday, July 21, 2006	Sheet 70 of 55

[www.s-manuals.com](http://www.s-manuals.com)