

Compal Confidential

QCL40 MB Schematic Document

LA-8221P

Rev: 0.2

2011.09.28

<http://mycompal.com/su/xl>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8221P
				Date:	Wednesday, October 26, 2011
				Sheet	1 of 58
				Rev	0.2



PCB P/N for Load BOM


QCL40

www.laptopblue.vn



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagram
Size	Document Number	Rev		
Custom	LA-8221P	02		
Date:	Wednesday, October 26, 2011	Sheet	2	of 58

X76 @: VRAMX16X8 VRAMX16X4 VRAMX8X8



DIS @: VGA componet
GEL @: N13P-GL or N13M-GE1
GSL @: N13P-GL or N13P-GS
GS @: N13P-GS

930 @: EC(ENE 930 chip)
XDP @: Intel debug port
IU3 @: USB3.0 by PCH
USB30 @: USB3.0 controller IC

9012 @: EC(ENE 9012 chip)

AI @: AI Charger
NAI @: Non AI Charger

SMBUS Control Table

	SOURCE	MINI1	BATT	PCH	EC	SODIMM	DGPU
EC_SMB_CK1 EC_SMB_DA1	KB930	X	V	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	KB930	X	X	V	X	X	V
PCH_SMBCLK PCH_SMBDATA	PCH	V	X	X	X	V	X
PCH_SMLCLK PCH_SMLDATA	PCH	X	X	X	V	X	V

CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	10/100/1G LAN	CLKOUTFLEX0	CLK_SD_48M
	CLKOUT_PCIE1	MINI CARD WLAN	CLKOUTFLEX1	None
	CLKOUT_PCIE2	None	CLKOUTFLEX2	None
	CLKOUT_PCIE3	USB3.0 controller	CLKOUTFLEX3	None
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_B	None		

Symbol Note :
 : means Digital Ground
 : means Analog Ground

CLKOUT	DESTINATION
PCI0	PCH_LOOPBACK
PCI1	EC
PCI2	None
PCI3	LPC Debug Port
PCI4	None

PCH	USB3 PORT	DESTINATION
	1	USB2.0+3.0
	2	USB2.0+3.0
	3	None
	4	None


Voltage Rails

Power Plane	Description	S1	S3	Deep S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A	N/A
B+	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A
+3VLP	3.3V power rail for 510N power management	ON	ON	ON	ON
+3VALW	3.3V always on power rail	ON	ON	ON	AC/ON; DC/OFF
+LAN_IO	3.3V power rail for ethernet	ON	ON	OFF	OFF
+3VS_WLAN	3.3V power rail for WLAN/BT Combo	ON	OFF	OFF	OFF
+3V_PCH	3.3V power rail for PCH suspend well plane	ON	ON	OFF	OFF
+3VS	3.3V power rail for DDR SPI,PCH,HDD,Audio,Card Reader	ON	OFF	OFF	OFF
+3VSG	3.3V power rail for VGA	ON	OFF	OFF	OFF
+LCDVDD	3.3V power rail for LCD	ON	OFF	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON	AC/ON; DC/OFF
+5V_PCH	5V power rail for PCH suspend well plane	ON	ON	OFF	OFF
+5VS	5V power rail for HDD,AUDIO,FAN,Touch PAD	ON	OFF	OFF	OFF
+5VS_ODD	5V power rail for SATA ODD	ON	OFF	OFF	OFF
+1.8VS	1.8V power rail for CPU,PCH	ON	OFF	OFF	OFF
+1.05VS	1.05V power rail for PCH	ON	OFF	OFF	OFF
+VCCP	1.05V power rail for CPU VCCIO,PCH	ON	OFF	OFF	OFF
+1.05VSG	1.05V power rail for N13P	ON	OFF	OFF	OFF
+1.5V	1.5V power rail for DDR3 system memory	ON	ON	ON	OFF
+1.5V_CPU_VDDQ	1.5V power rail CPU VDDQ	ON	OFF	OFF	OFF
+1.5VSG	1.5V power rail for N13P,VRAM	ON	OFF	OFF	OFF
+1.5VS	1.5V power rail for PCH,WLAN/BT combo	ON	OFF	OFF	OFF
+0.75VS	0.75V power rail for DDR_VREF	ON	OFF	OFF	OFF
+VCCSA	VCCSA for CPU system agent	ON	OFF	OFF	OFF
+VCC_CORE	CORE Voltage for CPU	ON	OFF	OFF	OFF
+VCC_GFXCORE_AXG	1.5V power rail for N13P,VRAM	ON	OFF	OFF	OFF
+VGA_CORE	CORE Voltage for N13P Graphics ON OFF OFF	ON	OFF	OFF	OFF

PCH	USB2 PORT	DESTINATION
	0	USB2.0+3.0
	1	USB2.0+3.0
	2	None
	3	None
	4	JMINI1 (WLAN) Bluetooth
	5	None
	6	None
	7	None
	8	CAMERA
	9	USB2
	10	Card Reader
	11	None
	12	None
13	None	







SATA	DESTINATION
SATA0	HDD
SATA1	None
SATA2	ODD
SATA3	None
SATA4	None
SATA5	None

PCI EXPRESS	DESTINATION
Lane 1	10/100/1G LAN
Lane 2	MINI CARD WLAN
Lane 3	None
Lane 4	USB3.0 controller
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None





PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title
				PROCESSOR(2/6) PM,XDP,CLK
				Size Customer
				Document Number LA-8221P
				Rev 0.2
				Date: Wednesday, October 26, 2011 Sheet 5 of 58

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Title		Compal Electronics, Inc.
PROCESSOR(3/6) DDRIII		
Size	Document Number	Rev
Custom	LA-8221P	0.2
Date:	Wednesday, October 26, 2011	Sheet 6 of 58

CFG Straps for Processor




Please place as close as JCPU1

Please place as close as JCPU1




PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
------	--




Display Port Presence Strap

CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
------	--



PCIe Port Bifurcation Straps



CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
----------	--






TYCO_2013620-2_IVY BRIDGE





CONN@

Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor (5/6) PWR.BYPASS Document Number LA-8221P Date: Wednesday, October 26, 2011
Size: Custom Date: Wednesday, October 26, 2011				Rev: 0.2 Sheet: 8 of 58



JCPU1H		VSS	
AT35	VSS1	VSS81	AJ22
AT32	VSS2	VSS82	AJ19
AT33	VSS3	VSS83	AJ16
AT34	VSS4	VSS84	AJ13
AT25	VSS5	VSS85	AJ10
AT22	VSS6	VSS86	AJ7
AT19	VSS7	VSS87	AJ4
AT16	VSS8	VSS88	AJ3
AT13	VSS9	VSS89	AJ2
AT10	VSS10	VSS90	AJ1
AT7	VSS11	VSS91	AH34
AT4	VSS12	VSS92	AH32
AT1	VSS13	VSS93	AH30
AR25	VSS14	VSS94	AH28
AR22	VSS15	VSS95	AH29
AR19	VSS16	VSS96	AH25
AR16	VSS17	VSS98	AH22
AR13	VSS18	VSS99	AH19
AR10	VSS19	VSS100	AH18
AR7	VSS20	VSS101	AH16
AR4	VSS21	VSS102	AH4
AP31	VSS22	VSS103	AH7
AP28	VSS23	VSS104	AG9
AP25	VSS24	VSS105	AG8
AP22	VSS25	VSS106	AG4
AP19	VSS26	VSS107	AF5
AP16	VSS27	VSS108	AF2
AP13	VSS28	VSS109	AF3
AP10	VSS29	VSS110	AF4
AP7	VSS30	VSS111	AE35
AP4	VSS31	VSS112	AE33
AP1	VSS32	VSS113	AE32
AP33	VSS33	VSS114	AE32
AP34	VSS34	VSS115	AE31
AP35	VSS35	VSS116	AE30
AP36	VSS36	VSS117	AE29
AP37	VSS37	VSS118	AE28
AP38	VSS38	VSS119	AE27
AP39	VSS39	VSS120	AE9
AP40	VSS40	VSS121	AD9
AP41	VSS41	VSS122	AD7
AP42	VSS42	VSS123	AC8
AP43	VSS43	VSS124	AC6
AP44	VSS44	VSS125	AC5
AP45	VSS45	VSS126	AC5
AP46	VSS46	VSS127	AC3
AP47	VSS47	VSS128	AC2
AP48	VSS48	VSS129	AB35
AP49	VSS49	VSS130	AB34
AP50	VSS50	VSS131	AB33
AP51	VSS51	VSS132	AB32
AP52	VSS52	VSS133	AB31
AP53	VSS53	VSS134	AB30
AP54	VSS54	VSS135	AB29
AP55	VSS55	VSS136	AB28
AP56	VSS56	VSS137	AB27
AP57	VSS57	VSS138	AB25
AL31	VSS58	VSS139	Y9
AL32	VSS59	VSS140	Y8
AL33	VSS60	VSS141	Y8
AL34	VSS61	VSS142	Y5
AL35	VSS62	VSS143	Y3
AL36	VSS63	VSS144	Y2
AL37	VSS64	VSS145	Y34
AL38	VSS65	VSS146	W35
AL39	VSS66	VSS147	W33
AL40	VSS67	VSS148	W32
AL41	VSS68	VSS149	W31
AL42	VSS69	VSS150	W30
AK33	VSS70	VSS151	W29
AK27	VSS71	VSS152	W28
AK22	VSS72	VSS153	W27
AK19	VSS73	VSS154	W26
AK16	VSS74	VSS155	U8
AK13	VSS75	VSS156	U8
AK10	VSS76	VSS157	U8
AK7	VSS77	VSS158	U3
AK4	VSS78	VSS159	U3
AK1	VSS79	VSS160	U2
AK2	VSS80		






Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
















Compal Electronics, Inc.		
Title DDRIII-DDRL		
Size	Document Number	Rev
Custom	LA-8221P	0.2
Date:	Wednesday, October 26, 2011	Sheet 10 of 58




Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/12/31



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title DDRIII-DDRH		
Size	Document Number	Rev
	LA-8221P	0.2
Date:	Wednesday, October 26, 2011	Sheet 11 of 58







Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Compal Electronics, Inc. PCH (2/8) PCIE, SMBUS, CLK		
Size	Document Number	Rev
Custom	LA-8221P	0.2
Date:	Wednesday, October 26, 2011	Sheet 13 of 58



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title
				PCH (3/8) DMI, FDI, PM, GFX, DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date	
	LA-8221P	0.2	Wednesday, October 26, 2011 Sheet 14 of 58	




PCH Power Rail Table		
Refer to CPU EDS 11.5		
Volt Rail	Voltage	Supply Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.001
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	3.709
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.167
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04



Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
PCH (7/8) PWR		
Size	Document Number	Rev
Custom	LA-8221P	0.2
Date:	Wednesday, October 26, 2011	Sheet 18 of 58





GPIO	I/O	USAGE
GPIO0	O	GPU_VID0
GPIO1	O	GPU_VID1
GPIO2	O	GPU_VID2
GPIO3	O	LCD_BL_PWM
GPIO4	O	LCD_VCC
GPIO5	O	LCD_BLEN
GPIO6	O	GPU_VID1
GPIO7	O	GPU_VID2
GPIO8	I/O	OVERT
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	MEM_VDD_CTL(PES) GPU_VID0(Real N13P)
GPIO12	I	PWR_LEVEL
GPIO13	O	THERM_LOAD_STEP_DOWN
GPIO14	I	HPD_AB
GPIO15	I	HPD_C
GPIO16	O	THERM_LOAD_STEP_UP
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F
GPIO20		Reserved
GPIO21		Reserved
GPIO22	I/O	SLI_RASTER_SYNC
GPIO23	O	SLI_SWAPRDY
GPIO24		

Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/12/31



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
N13P PEG 1/9		
Title	Document Number	Rev
	LA-8221P	0.2
Date:	Wednesday, October 26, 2011	Sheet 20 of 58

VRAM Interface



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Title		Rev
Customer	LA-822IP	N13P VRAM 2/9		0.2
Date:	Wednesday, October 26, 2011	Sheet	21	of 58



Need check with NVIDIA
For N13P-GS strap table

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13P-GS	900 MHz	128M*16*8	Samsung SA000047QA0	R	R	PU 20K	PD 25K	PD 10K	R	R	R
N13P-GS	900 MHz	128M*16*8	Hynix SA00003YO30	R	R	PU 20K	PD 25K	PD 10K	PD 35K	PD 10K	PU 5K
N13P-GS	900 MHz	64M*16*8	Samsung SA00004GS30	R	R	PU 20K	PD 25K	PD 10K	R	R	R
N13P-GS	900 MHz	64M*16*8	Hynix SA000041S60	R	R	PU 20K	PD 25K	PD 10K	R	R	R

For N13P-GL strap table


GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13P-GL	900 MHz	128M*16*8	Samsung SA000047QA0	R	R	PU 10K	PD 5K	R	R	R	R
N13P-GL	900 MHz	128M*16*8	Hynix SA00003YO30	R	R	PU 10K	PD 5K	PD 10K	PD 45K	PD 30K	PD 15K
N13P-GL	900 MHz	64M*16*8	Samsung SA00004GS30	R	R	PU 10K	PD 5K	PD 10K	PD 20K	PD 30K	PD 15K
N13P-GL	900 MHz	64M*16*8	Hynix SA000041S60	R	R	PU 10K	PD 5K	PD 10K	PD 15K	PD 30K	PD 15K

For N13M-GE1 strap table


GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13M-GE1	900 MHz	128M*16*4	Samsung SA000047QA0	R	R	PU 5K	PD 5K	R	R	R	R
N13M-GE1	900 MHz	128M*16*4	Hynix SA00003YO30	R	R	PU 5K	PD 5K	PD 10K	PD 35K	PD 30K	PU 5K

For N13M-GE1 GB1b-64 strap table

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13M-GE1	900 MHz	256M*8*8	ELPIDA SA000056P00	R	R	PU 5K	PD 5K	PD 10K	PD 5K	PD 30K	R
N13M-GE1	900 MHz	256M*8*8	Hynix SA000056C00	R	R	PU 5K	PD 5K	PD 10K	R	R	R
N13M-GE1	900 MHz	512M*8*8	HYNIX SA00005BL00	R	R	PU 5K	PD 5K	PD 10K	PD 15K	PD 30K	PU 5K
N13M-GE1	900 MHz	512M*8*8	ELPIDA SA00005AA00	R	R	PU 5K	PD 5K	PD 10K	PD 20K	PD 30K	PU 5K



N13P-PES-A1_FCBGA908









N13P-PES-A1_FCBGA908

http://mycomp.su/xl




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	
				N13P POWER & GND 5/9	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-8221P
				Date	Wednesday, October 26, 2011
				Sheet	24 of 58
				Rev	0.2

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB
128Mx16 DDR3 *8==>2GB



NV recommend 0720



Command Bit	Default	Pull-down
ODT#		10k
CKE#		10k
RST		10k
CS*		No Termination


Samsung : SA000035700 (S IC D3 64Mx16 K4W1G1646E-HC12 FBGA 96P)
Hynix : SA000032400 (S IC D3 64Mx16 H5TQ1G63BFR-12C FBGA 1.5V)
AMD : SA00003PF10 (S IC D3 64M16/800 23EY2387MB-12 PG-TFPGA 96P 1.5V)

Mode	Address	0..3	32..63
CMD0	CS0_L#		
CMD1			
CMD2	ODT_L		
CMD3	CKE		
CMD4	A14	A14	
CMD5	RST	RST	
CMD6	A9	A9	
CMD7	A7	A7	
CMD8	A2	A2	
CMD9	A0	A0	
CMD10	A4	A4	
CMD11	A1	A1	
CMD12	BA0	BA0	
CMD13	WE*	WE*	
CMD14	A15	A15	
CMD15	CAS*	CAS*	
CMD16		CS0_H#	
CMD17			
CMD18		ODT_H	
CMD19		CKE_H	
CMD20	A13	A13	
CMD21	A8	A8	
CMD22	A6	A6	
CMD23	A11	A11	
CMD24	A5	A5	
CMD25	A3	A3	
CMD26	BA2	BA2	
CMD27	BA1	BA1	
CMD28	A12	A12	
CMD29	A10	A10	
CMD30	RAS*	RAS*	
Not Available			

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB

128Mx16 DDR3 *8==>2GB











Mode	Address	Bank	Column	Row
CMD0	CS0_L#			
CMD1				
CMD2	ODT_L			
CMD3	CKE			
CMD4	A14	A14		
CMD5	RST	RST		
CMD6	A9	A9		
CMD7	A7	A7		
CMD8	A2	A2		
CMD9	A0	A0		
CMD10	A4	A4		
CMD11	A1	A1		
CMD12	BA0	BA0		
CMD13	WE*	WE*		
CMD14	A15	A15		
CMD15	CAS*	CAS*		
CMD16		CS0_H#		
CMD17				
CMD18		ODT_H		
CMD19		CKE_H		
CMD20	A13	A13		
CMD21	A8	A8		
CMD22	A6	A6		
CMD23	A11	A11		
CMD24	A5	A5		
CMD25	A3	A3		
CMD26	BA2	BA2		
CMD27	BA1	BA1		
CMD28	A12	A12		
CMD29	A10	A10		
CMD30	RAS*	RAS*		
Not Available				

LOW HIGH

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB


128Mx16 DDR3 *8==>2GB




Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

LOW HIGH



+1.5V to +1.5VSG



+VCCP to +1.05VSG






+3VS to +3VSG




http://mycomp.su/xl

Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
Custom	LA-8221P	Wednesday, October 26, 2011		02
		Sheet	29 of 58	


CRT





LCD POWER CIRCUIT



Panel PWM Control




Panel Backlight Control




Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C Document Number LA-8221P Rev 02
Date:	Wednesday, October 26, 2011	Sheet	30	of 58


SATA HDD Conn.




SATA ODD Conn.



Place caps. near ODD CONN.








Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size B	Document Number LA-8221P
			Date: Wednesday, October 26, 2011	Rev 0.2
			Sheet 31	of 58






Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
				HD CODEC ALC269	
Size	Document Number			Rev	
Custom	LA-8221P			0.2	
Date:	Wednesday, October 26, 2011	Sheet	33	of	58

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






For EMI (on MIC and Headphone AGND to be connected with D3D3)






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RTSS137 Media Card Controller	
Size	Document Number	Rev		Date	
Custom	LA-8221P	0.2		Wednesday, October 26, 2011	
Date		Sheet		of	
Wednesday, October 26, 2011		34		58	












14	TMSD_B_CLK	0.1U_0402_16V7K	2	1	C625	HDMI_CK+
14	TMSD_B_CLK#	0.1U_0402_16V7K	2	1	C624	HDMI_CK-
14	TMSD_B_DATA0	0.1U_0402_16V7K	2	1	C630	HDMI_D0+
14	TMSD_B_DATA0#	0.1U_0402_16V7K	2	1	C631	HDMI_D0-
14	TMSD_B_DATA1	0.1U_0402_16V7K	2	1	C633	HDMI_D1+
14	TMSD_B_DATA1#	0.1U_0402_16V7K	2	1	C627	HDMI_D1-
14	TMSD_B_DATA2	0.1U_0402_16V7K	2	1	C629	HDMI_D2+
14	TMSD_B_DATA2#	0.1U_0402_16V7K	2	1	C632	HDMI_D2-






Co-layer USB3.0 (PCH & ASM1042)




ER02 Add USB3.0 (ASM1042)

Power Button


ON/OFF switch



Screw Hole




Fan Control Circuit





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	PWRBTN/ FAN / Screws
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date:		Rev	0.2
	LA-8221P	Wednesday, October 26, 2011		Sheet	38 of 58

INT_KBD Conn.


KSO10	@	1	2
KSO11	@	1	2
KSO12	@	1	2
KSO15	@	1	2
KSI7	@	1	2
KSI2	@	1	2
KSI3	@	1	2
KSI4	@	1	2
KSI0	@	1	2
KSI5	@	1	2
KSI6	@	1	2
KSI1	@	1	2
KSO2	@	1	2
KSO1	@	1	2
KSO0	@	1	2
KSO4	@	1	2
KSO3	@	1	2
KSO5	@	1	2
KSO14	@	1	2
KSO6	@	1	2
KSO7	@	1	2
KSO13	@	1	2
KSO8	@	1	2
KSO9	@	1	2




Touch/B Connector



LED




BT/WLAN LED





ESD

Lid Switch (Hall Effect Switch)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/EC ROM/TP/FUN/LED Document Number LA-8221P
Date	Wednesday, October 26, 2011	Sheet	39	of 58













**Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.**

LPC_FRAME#_R	R599	1	2	0.0402 5%	LPC_FRAME#	12,40
LPC_AD3_R	R600	1	2	0.0402 5%	LPC_AD3	12,40
LPC_AD2_R	R601	1	2	0.0402 5%	LPC_AD2	12,40
LPC_AD1_R	R602	1	2	0.0402 5%	LPC_AD1	12,40
LPC_AD0_R	R603	1	2	0.0402 5%	LPC_AD0	12,40
PCI_RST#_R	R604	1	2	0.0402 5%	PLT_RST#	12,40
CLK_LPC_DEBUG1_R	R605	1	2	0.0402 5%	CLK_LPC_DEBUG1	15




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN/ WWAN/ m-SATA Size Custom Document Number LA-8221P Date: Wednesday, October 26, 2011 Sheet 41 of 58 Rev 0.2




Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	DC/DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	0.2	
Customer	LA-8221P	Date:	Wednesday, October 26, 2011 Sheet 42 of 58	

DCIN jack P/N:DC301008L00,
need double confirm P/N with ME






PH1 under CPU bottom side :
CPU thermal protection at 93 +3 degree C
Recovery at 56 +3 degree C



For KB930 --> Keep PU1 circuit
(Vth = 0.825V)
For KB9012 (Red square) --> Remove PU1 circuit
PH1, PR2, PQ1, PR7, PR15, PR17, PR56

www.laptopblue.vn



For KB9012 --> Remove all 51_ON# circuit


Security Classification	Compal Secret Data	
Issued Date	2009/01/23	Deciphered Date
		2010/01/23

Compal Electronics, Inc.
Title: PWR-DCIN / BATT CONN / OTP

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Size	Document Number	Rev
	PBL22 LA-7391P M/B	0.2
Date:	Wednesday, October 26, 2011	Sheet 43 of 58

for reverse input protection



Vin Detector			
	Min.	Typ	Max.
H-->L		17.23V	
L--> H		17.63V	
ILIM and external DPM			
3.97A			

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CHARGER	
Size	Document Number	PBL22 LA-7391P M/B		Rev	
				0.2	
Date:	Wednesday, October 26, 2011	Sheet	44	of 58	



38,40 EC_ON
40,43 MAINPWON

VS
PR319 @100K_0402_1%
PR320 @42.2K_0402_1%
PC320 1U_0603_10V6K
PC321 4.7U_0805_25V6-K

For KB930 --> Keep PR319, Remove PR322
For KB9012 (Red square) --> Remove PR319
Keep PR322

+5VALWP 1 PJP305 2 +5VALW (5A,200mils ,Via NO.= 10)
PAD-OPEN 4x4m
PJP303
+3VALWP 1 PJP303 2 +3VALW (4A,120mils ,Via NO.= 8)
PAD-OPEN 4x4m

+3VLP PJP302 PAD-OPEN 2x2m
VL PJP301 PAD-OPEN 2x2m


Security Classification	Compal Secret Data			Title		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-3.3VALWP/SVALWP		
Size	Document Number	Date		Rev	Date	
Custort	LA-822IP	Wednesday, October 26, 2011		0.2	Sheet 45 of 58	

<http://mycomp.su/xl>

(8.5A,360mils ,Via NO.= 17)

PJP606 ,PJP607先斷開,確定拿掉PU605再接上

Security Classification	Compal Secret Data			Title		
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Compal Electronics, Inc. PWR-V1.05S VCCP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	PBL22 LA-7391P M/B	0.2
Date:				Wednesday, October 26, 2011	Sheet 47 of 58	




PU601拿掉, PR708要上

(12A, 480mils, Via NO. = 24)

http://mycomp.su/xl


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-V1.05SP	
Size	Document Number	Date		Rev	
Custom	PBL22 LA-7391P M/B	Wednesday, October 26, 2011		0.2	
Date			Sheet	of	
			48	58	

0.75VBL: +/- 5%
 IOUT: 1.2A
 Peak Current 0.75A
 OCP Current 0.9A



Mode	Level	+0.75VSP	VTTREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.5VP / +0.75VSP	
Size	Document Number			Rev	
Custom	PBL22 LA-7391P M/B			0.2	
Date:	Wednesday, October 26, 2011	Sheet	49	of	58

The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.


VID [0]	VID [1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network

+VCC SAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A



http://mycomp.com





QC 45W CPU
 solution: 3+2
 MOS: cpu_core -->上1(CSD17308)下1(TPCA8059)
 Gfx_core -->上1(CSD17308)下1(TPCA8059)

DC 35W CPU
 solution: 2+1
 MOS: cpu_core -->上1(CSD17308)下1(TPCA8059)
 Gfx_core -->上1(CSD17308)下1(TPCA8059)

QC 45W CPU
 VID1=0.9V
 IccMax=94A
 Icc_Dyn=66A
 Icc_TDC=56A
 R_LL=1.9m ohm
 OCP=110A



DC 35W CPU
 VID1=1.05V
 IccMax=53A
 Icc_Dyn=43A
 Icc_TDC=33A
 R_LL=1.9m ohm
 OCP=65A



QC 45W GT2
 VID1=1.23V
 IccMax=46A
 Icc_Dyn=37A
 Icc_TDC=38A
 R_LL=3.9m ohm
 OCP=55A


DC 35W GT2
 VID1=1.23V
 IccMax=33A
 Icc_Dyn=20.2A
 Icc_TDC=21.5A
 R_LL=3.9m ohm
 OCP=40A

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/12/01	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title PWR-CPU CORE
Size	Document Number	PBL22 LA-7391P M/B	Rev 0.2
Date	Wednesday, October 26, 2011	Sheet	52 of 58




Below is 45 pins of DDR3 (800) 5.0V

Socket Bottom	5 x 22 µF (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 µF (0805) 2 x (0805) no-stuff sites



Chief River	330uF*9m	470uF*4.5m	22uF	10uF
8layer for DC CPU	4		16	10
8layer for QC CPU	5		16	10
6layer for DC CPU	5		16	10
6layer for QC CPU	4	1	16	10
GFX_CORE DC	2		12	
GFX_CORE QC	3		12	
1.05V_VCCP	2		12	

http://mycomp.su/xl



VGA的電容用料 (20W ~ 35W的bulk cap都用330uF_9m * 4)
35W-> 5 * 0.1uF + 15 * 4.7u + 22u * 3 + 330_9m * 4


20W solution: 1P
25W ~30W solution: 2P
OCP: 38A OCP: 75A

Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2012/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8221P	Rev 0.2
Date: Wednesday, October 26, 2011				Sheet	54 of 58

Compal Electronics, Inc.
PWR - VGA CORE

Power block

www.laptopblue.vn




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/03	Deciphered Date	2012/12/31	Title	POWER BLOCK DIAGRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-8221P	0.2
				Date:	Wednesday, October 26, 2011	Sheet 55 of 58

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
http://mycomp.su/xl							

Security Classification		Compal Secret Data		Title Compal Electronics, Inc.			
Issued Date	2008/09/15	Deciphered Date	2012/12/31	Title PWR - PIR			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev	
					LA-822IP	0.2	
				Date:	Wednesday, October 26, 2011	Sheet	56 of 58

Timing Diagram for G3 or S4-5/M-off (Suspend Well Off) to S0/M0 [non Deep S4/S5 Platform]



http://mycomp.su/xl

Color	Command
Signal Names	Timing of these signals is set by PCH or processor
Signal Names	Timing of these signals should be met by the platform (EC)
Signal Names	Timing of these signals is set by IntelR MVP
Signal Names	Voltage rails or chip-to-chip buses

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
ER01		HW Design (TMDS_B_HPD)	0.2	14	Delete R205	09/21	
ER02		Add USB3.0(ASM1042) & non AI co-lay	0.2	36	Add ASM1042 co-lay	09/21	
ER03	+3VS Leakage	HW Design (SMBus leakage)	0.2	13	Delete Q3. (connect pin S & D) remove R135, R137	09/21	
ER04		Design change for card reader	0.2	40	Del R552, R556	09/21	
ER05		HW Design (PURC demand)	0.2	34	Add Q20, R773, R775 Reserve R768, R774. Change Net name at Card reader Conn	09/21	
ER06		HW Design (PURC demand)	0.2	29	Change to Q3(AO3404L) from U22(AO4430L)	09/21	
ER07		HW Design (PURC demand)	0.2	42	Change Q33 to AO3413L from AP2301GN	09/21	
ER08		Fine-tune GPU timing	0.2	29	Change R433 to 0 ohm un-stuff C396 Change R432 to 10K Change R435 to 200 ohm	09/21	
ER09	KB connector reverse	HW Design (reserve)	0.2	18	Reserve R290	09/21	
ER10		HW Design (change)	0.2	39	Reverse JKB1 connector	09/30	
ER11		HW Design	0.2	40	Del Y5, C545, C546	09/30	
ER12		HW Design (PURC demand)	0.2	15	Del R229, R230 (10K) Add R776-R783 (10K) Del R237, R239, R242 (8.2K) Add R784-R793 (8.2K)	09/30	
ER13		HW Design (PURC demand)	0.2	29, 31 37, 38 10, 11	Change P/N C387, C389, C399, C436, C447, C602 Change P/N C915, C518, C526 (0402) Change P/N C99, C109, C118, C120, C140, C141. (0402)	10/03	
ER14		HW Design (XTAL fine-tune)	0.2	42, 12 13, 32 20, 36	Change R607 to 10 ohm Change Y3, C241, C242. Change Y1, C144, C145 Change Y4, C469, C473. Change Y2, C163, C164 Change Y9	10/07	
ER15		HW Design for instant on function	0.2	13 5	Reserve R750 R576 pin2 change to +3V_PCH from +3VS Change R576 to 0	10/07	
ER16		HW Design (power jumper change to +3VL)	0.2	38 40	jumper PJP302 (change +3VLP to +3VL @P38, P40)	10/07	
ER17		HW Design (PURC demand)	0.2		Change P/N Q7, U20, U21. Change P/N Q14-Q19, Q25, Q27-Q29, Q32, Q34-Q37, Q40-Q43, Q46-Q51, Q55-Q57, Q60, Q61, Q902, Q903, Q905. Change P/N Q23	10/14	
ER18		EMI solution	0.2	5	Add R684 to 0 (H_CPUPWRGD)	10/14	
ER19		Refer to ORB design	0.2	14	un-stuff D2, Add R751 un-stuff D32, R547, Add R752 Assign U33.18 to AC_PRESENT signal.	10/14	
ER20		change for GPU H/W strapping STRAP1 to PL 45K ohm to enhanced the PCIe PEG driving.	0.2	22	Change R349 from 34.8K to 45.3K	10/14	
ER21		modify parts for Intel review feedback message.	0.2	09 18 17 14 15	Add R242 Add C149 0.1uF Del L6, Add R289, un-stuff C212 Del L4, Add R387 Add R230 Stuff R244	10/14	
ER22		Modify H2 size	0.2	38	Modify H2 size	10/17	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Title	EE-PIR-1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-8221P
				Date	Wednesday, October 26, 2011
				Sheet	58 of 58
				Rev	0.2

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
ER22		Refer to Intel review feedback item 45.	0.2	16	Add R807	10/19	
ER23		Reserve for Deep Sx	0.2	14, 16 40	Add unstuff R800, R801, R802, R803, R804, R805 Add PCH_DPWROK, DS_WAKE#, SUSACK#, SUSWARN#	10/19	
ER24		Reserve for ROM protect	0.2	40	Add unstuff R806	10/19	
ER25		For Instant On function control by EC	0.2	06	Stuff R44, Unstuff R43	10/19	
ER26		For EMI request	0.2	36	Reserve R1082 , C1045	10/19	
ER27		For LED issue	0.2	39	change LED3 footprint to LED_HT-210UD-UYG_3P	10/20	
ER28		For PRUC request	0.2	38 39	Change SW3, SW4, SW5 P/N	10/20	
ER29		For PRUC request	0.2	39	Change U36 P/N	10/20	
ER30		For EMI request (without MS_CLK)	0.2	34	Remove R637, C611, R631, C620.	10/20	
ER31		dGPU thermal throttling.	0.2	20 40	Add R428, Revise U11 I/O signal. Un-stuff R730.	10/20	
ER32		SPI flash data crisis prevention.	0.2	12 40	Add C63, R135, R137. Change U33.41 net to EC_SPI_WP. remove R806.	10/20	
ER33		Power switch EOS issue prevention.	0.2	37	Change C510, C516, C519 to 0.22uF/16V.	10/20	
ER34		For EMI request	0.2	32 35	Change R485 , R486 to 0.1uF Reserve C641-C648	10/20	
ER35		For ESD request	0.2	37, 35 30, 39	Change D27, D29, D24, D25. Change D6, D7, D9, D10, D33, D34.	10/20	
ER36		Modify X76 table (N13P-GS)	0.2	22	update X76 table (Strap1, Strap2, Strap3)	10/24	
ER37		Modify X76 table (N13P-GS & N13M-GE1 x8)	0.2	3	update X76 table (add ZZZ9 ~ZZZ12 for N13P-GS & N13M-GE1 x8) & update P/N	10/25	
ER38		Modify PCH_SPI_WP# singal control by EC	0.2	12	Stuff R135	10/26	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Title	EE-PIR-2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-8221P
				Date	Wednesday, October 26, 2011
				Sheet	59 of 59
				Rev	0.2