

BAP/BXP30

<http://hobi-elektronika.net/>

A02 Build

2010.05.22

INVENTEC

TITLE
BAP/BXP30

SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	X01

SHEET	of	41
1	1	41

CHANGE by IEC DATE Saturday, May 22, 2010

1. Schematic Page Description :

BAP30/BXP30 Schematic Ver : X01

- | | | |
|-----------------------------|----------------------------|-------------------------|
| 01. Title | 16. Processor(2/3) | 31. EASY PORT |
| 02. Schematic Page DESCR | 17. Processor(3/3) | 32. Hybrid Switch (1/2) |
| 03. Block Diagram | 18. PCH_RTC,SATA,PCI-E,CLK | 33. Hybrid Switch (2/2) |
| 04. Power Block Diagram | 19. PCH_DMI,MISC,LVDS,CRT | 34. N10x PCIE/ I/O(1/6) |
| 05. Annotations | 20. PCH_USB, PCI,NVRAM,XDP | 35. N10x Memory(2/6) |
| 06. Schematic Modify | 21. PCH Power 1 | 36. N10x Power(3/6) |
| 07. Timing Diagram | 22. PCH Power 2 | 37 1.8V/1.05V/NVDD(4/6) |
| 08. PWR_Adaptor in/Charge | 23. Clock Generator | 38. DDR3 VRAM |
| 09. PWR_CPU Core Power | 24. DDR3 SDRAM SO-DIMM 0/1 | 39. CX20672-11Z |
| 10. PWR_Graphics Core | 25. LCD/CAM/DVI PLUG/CRT | 40. Card reader/ Audio |
| 11. PWR_DDR PWR | 26. USB/LID/LED | 41. POWER SEQUENCE |
| 12. PWR_1.1VS_VTT/1.1VS | 27. BCM57760 | |
| 13. PWR_5VA/5VLA/3VA/3VLA | 28. 3G/USIM | |
| 14. PWR_3VS/5VS/1.8VS/5VUSB | 29. HDD/ODD/DAUGHTER CONN | |
| 15. Processor(1/3) | 30. KBC ITE8502E* | |

2. PCI & IRQ & DMA Description :


IDSEL	CHIP	PCIINT	CHIP	Interface	REQ	CHIP
None		None			None	

3. USB & PCI-Express & SATA Description :

USB Port	DEVICE	USB Port	DEVICE	PCI-E	DEVICE	SATA	DEVICE
Port 0	System (ESATA)	Port 7	Bluetooth	Port 1	New Card	Port 1	HDD
Port 1	System	Port 8		Port 2	Docking	Port 2	E-SATA
Port 2	System	Port 9	Web Cam	Port 3	Mini Card(WLAN)	Port 4	BAY
Port 3	System	Port 10		Port 4	Mini Card(3G)	Port 5	None
Port 4	CardReader	Port 11	FingerPrint	Port 5	Mini Card(ROBSON)		
Port 5		Port 12		Port 6	Giga-LAN		
Port 6		Port 13	3G				

INVENTEC			
TITLE BAP/BXP30			
schematics page DESCR			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET		2	of 41


3. Block Diagram :



<http://hobi-elektronika.net/>

INVENTEC			
TITLE BAP/BXP30 Block Diagram			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET	3	of	41

Power Block Diagram :



For NV GE1

For NV GE1

INVENTEC			
TITLE BAP/BXP30 Power Block Diagram			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X02
CHANGE by IEC		DATE Friday, May 21, 2010	
SHEET		4 of 41	

4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
3VLA	3.3V always on power rail by DCIN
5VLA	5.0V always on power rail by DCIN
EC_3VLA	3.3V always on power rail by 5VAUXON
3VA	3.3V always on power rail by LATCH_ON
5VA	5.0V always on power rail by LATCH_ON

3VM	3.3V power rail by SUSM#
1.05VM	1.05V switched power rail by SUSM#

1.5V	1.5V switched power rail by SUSC#
1.8V	1.8V power rail by SUSC#

3VS	3.3V power rail by SUSB#
5VS	5.0V power rail by SUSB#
1.5VS	1.5V power rail by SUSB#
1.05VS	1.05V power rail by SUSB#
PWR_DIMM_VTT	0.75V DDR Termination Voltage by SUSB#

VGFX_CORE	1.05V power rail for UMA by SUSB#
PEG_1.8VS	1.8V switched power rail for NB9x by SUSB#
PEG_PEX_1.1VS	1.1V switched power rail for NB9x by SUSB#
PEG_NVDD	Variable switched power rail for NB9x by SUSB#

Vcore_CPU	Core switched power rail for CPU

Part Naming Conventions









C = Capacitor	Q = Transistor
CN = Connector	R = Resistor
D = Diode	RP = Resistor Pack
F = Fuse	U = Arbitrary Logic Device
L = Inductor	Y = Crystal and Osc

Name Suffix

= Active Low signal
NU = No Stuff

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip(5-mils)	Differential Impedance for Stripline(4-mils)
Host Clock	95 ohm +/- 20%	100 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	100 ohm +/- 20%
DDR2 CLK	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	85 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	100 ohm +/- 20%
PCI-E Bus	95 ohm +/- 20%	100 ohm +/- 20%
SDVO	95 ohm +/- 20%	100 ohm +/- 20%
SATA	95 ohm +/- 20%	100 ohm +/- 20%
USB	90 ohm +/- 20%	95 ohm +/- 20%
LVDS		100 ohm +/- 20%
Lan	95 ohm +/- 20%	100 ohm +/- 20%





Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn HFM: LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	36A
1.05VS	Penryn: AGTL+ termination Cantiga GM: Core Cantiga GM: PCIE Cantiga GM:Core+IMEL+HSIO Cantiga GM:VCC_GMCH Cantiga GM:VCCA_SM_CK and NCTF Cantiga GM:VCC_DMI Cantiga GM:VCCA_SM Cantiga GM:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V-1.05V-1.10V 0.997V-1.05V-1.102V 0.9975V-1.05V-1.1025V 0.9975V-1.05V-1.1025V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn PLL Cantiga GM: QDAC Cantiga GM: LVDS Cantiga GM: TVDAC Cantiga GM: Various PLLS analog supply Cantiga GM: VCC_SM_CK Cantiga GM: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.71V-1.8V-1.89V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA 650mA
1.5V	Cantiga GM: DDRIII System Memory	1.425V-1.5V-1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII Terminator:	0.7125V-0.75V-0.7875V	1.0A
3VS	Cantiga GM: HV CMOS Cantiga GM: VCCS_TV DAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS397BKLFT Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC: http://hobi-elektronika.net/	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V-3.3V-3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:82567LM Azalia MDC: Flash ROM: BIOS	2V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 1.0V and 1.8V 3.0V-3.3V-3.6V	6uA 212mA 73mA 78mA 2A Each 1A
5VS	Cardreader: GL827 Azalia Codec: ALC262 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
5VA	USB: x 2 ports USB and ESATA	5VA 5VA	1.5A 2A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V-3.3V-3.6V	300mA

INVENTEC			
TITLE BAP/BXP30 Annotations			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
CHANGE by		DATE	
IEC		Friday, May 21, 2010	
SHEET		1 5 of 41	


6.Schematic modify Item and History :

INVENTEC			
TITLE			
BAP/BXP30			
schematics modify			
SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	X01
SHEET		6	of 41

8.SYSTEM POWER SEQUENCE :



INVENTEC			
TITLE BAP/BXP30			
Timing Diagram			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET	7	of	41




INVENTEC

TITLE
Celpalla demo board)
Adapter buChange


SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01

CHANGE by IEC DATE Monday, May 24, 2010 SHEET 8 of 47



<http://hobi-elektronika.net/>


INVENTEC			
TITLE Celpalla demo board) CPU core Power			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET	9	of	41




<http://hobi-elektronika.net/>

INVENTEC			
TITLE			
Celpalla demo board)			
VGFX			
SIZE	CODE	DWG NUMBER	REV
Custom	CS	CS-131	X01
SHEET		10 of 41	


DDR POWER




INVENTEC			
TITLE Celpalla demo board)			
DDR PWR			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01




<http://hobi-elektronika.net/>





INVENTEC			
TITLE Celpalla demo board)			
1.1VS_VTT/1.1VS			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
CHANGE by IEC		DATE Monday, May 24, 2010	1 of 41






<http://hobi-elektronika.net/>



Temperature Security





INVENTEC			
TITLE: Celpalla demo board			
SIZE: CS			
CODE: CS-131			
DOC. NUMBER: 13 of 41			
REV: X01			




INVENTEC			
TITLE Celpalla demo board)			
3VS/5VS/1.8VS/3VM			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET		14 of 41	

CHANGE by IEC DATE Monday, May 24, 2010





Fan control



CFG Straps for Processor



<http://hobi-elektronika.net/>







INVENTEC


BAP/BXP30
Processor(U4)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01

CHANGE by IEC DATE Monday, May 24, 2010

SHEET 15 of 41





Route VCC_AXF_SENSE and VSS_AXG_SENSE differentially


INVENTEC

Celpalla demo board)
Processor(3/4)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET		17	of 41

RTC Circuit




A01




WLAN
3G CARD
PCIE LAN

HDD I/F
ODD I/F


WLAN
3G CARD
PCIE LAN




Flash Descriptor Security Override	
PCH_GPIO33	Low : Enable
	High : Disable




<http://hobi-elektronika.net/>



PCIECLKREQ# 0,3,4,5,6,7 --- 3VA plane
PCIECLKREQ# 1,2 --- 3VS plane





INVENTEC				
FILE				
BAP/BXP30				
PCH(HDA,JTAG,SATA)				
SIZE	CODE	DOCNUMBER	REV	Y01
Custom	CS	CS-131	18	41
SHEET				




<http://hobi-elektronika.net/>

PMU P/U



DEBUG ONLY





INVENTEC

RAP/BXP30
PCH(FDLMSPM)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	1g
SHEET			41



PCI Pull up



PCI_GNT#3 No stuff - by default
Stuff : For A16 swap override

PCI_GNT#0	PCI_GNT#1	PCI_GNT#3
0	0	LPC
Floating	0	PCI
Floating	Floating	SPI

BIOS type select



5/5 mils spacing on microstrip


Project	BIOS ID setting				
	MB_ID4	MB_ID3	MB_ID2	MB_ID1	MB_ID0
BAP10 (UMA)	1	1	1	1	1
BXP10 (UMA)	1	1	1	1	0
BAP30 (UMA)	1	1	1	0	1
BXP30 (UMA)	1	1	1	0	0
BAD50 (UMA)	1	1	0	1	1
BXD50 (UMA)	1	1	0	1	0
SJM40 (UMA)	1	1	0	0	1
SJM40 (dGPU)	1	1	0	0	0
BAP30 (dGPU)	1	0	1	1	1
BXP30 (dGPU)	1	0	1	1	0
BAD50 (dGPU)	1	0	1	0	1
BXD50 (dGPU)	1	0	1	0	0
SJM40 (dGPU opt1time)	1	0	0	1	1
BAP30 (dGPU opt1time)	1	0	0	0	1
BXP30 (dGPU opt1time)	1	0	0	0	0

INVENTEC

TITLE: BAP/BXP30 PCH(USB,PCI)


SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
-------------	---------	-------------------	---------

CHANGE by IEC DATE Monday, May 24, 2010 SHEET 20 of 41



<http://hobi-elektronika.net/>


INVENTEC				
TITLE BAP/BXP30 PCH Power 1				
SIZE	CODE	CS	DOC NUMBER	REV
Custom			CS-131	21
SHEET			of	41





INVENTEC

TITLE: **BAP/BXP30**
PCH Power 2


SIZE: Custom CS SHEET 22 of 41
DOC NUMBER: CS-131
REV: X01



FSLC = 0 , 133 MHz -->DEFAULT
 FSLC = 1 , 100 MHz





INVENTEC			
TITLE BAP/BXP30 Clock Generator			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET	23	of	41




INVENTEC

BAP/BXP30
DDR3 SDRAM SO-DIMM 0/1

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01





Please as close as possible to the LVDS CONN
<http://hobi-elektronika.net/>




INVENTEC			
TITLE Celpalla demo board) LCD/LID/NVRAM			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET		25	of 41







USB




move to bottom side







HALL Switch



REMOTE thermal sensor
Place near the hottest spot area under Palm-rest




INVENTEC			
TITLE BAP/BXP30			
HDD/DAUGHTER CONNECTOR			
SIZE Custom	CODE CS	DOC.NUMBER CS-131	REV X01
SHEET	26	of	41




PCIE Mini Card for 3G

On Chip 5V to 3.3V regulator. No external regulator required
 On-Chip power MOSFETs for supplying flash media card power.




SIM CARD slot




INVENTEC			
TITLE BAP/BXP30 WLAN/3G			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV 1_X01
SHEET		28	of 41


ODD I/F



HDD I/F




DMIC CNN





TO USB/WLAN BOARD


GP + FP CNN.




Bluetooth CNN.



TPM CNN




FOR BXP30 POWER BUTTON BOARD




MB_ID0 : 1 BAP
 MB_ID0 : 0 BXP
 6012B0112702


FOR BAP/BXP30 SW BOARD



INVENTEC			
TITLE Celpalla demo board			
USB6(SATA/G-SENSOR)/CON			
SIZE	CODE	DOC NUMBER	REV
Custom	CS-131	29	X01







To K/B MODULE









ON 26P FPC 05513-2641 ACES
6012B0245907



INVENTEC			
TITLE BAP/BXP30 KBC/ITER502E			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
CHANGE by IEC		DATE Monday, May 24, 2010	



<http://hobi-elektronika.net/>



19	IGPU_TMDS_C_TXCP	C637	0.1uF 16V 10% 0402 X5R NU	TMDS TXCP
19	IGPU_TMDS_C_TXCN	C638	0.1uF 16V 10% 0402 X5R NU	TMDS TXCN
19	IGPU_TMDS_C_TXP2	C651	0.1uF 16V 10% 0402 X5R NU	TMDS TXP2
19	IGPU_TMDS_C_TXN2	C653	0.1uF 16V 10% 0402 X5R NU	TMDS TXN2
19	IGPU_TMDS_C_TXP1	C648	0.1uF 16V 10% 0402 X5R NU	TMDS TXP1
19	IGPU_TMDS_C_TXN1	C650	0.1uF 16V 10% 0402 X5R NU	TMDS TXN1
19	IGPU_TMDS_C_TXP0	C643	0.1uF 16V 10% 0402 X5R NU	TMDS TXP0
19	IGPU_TMDS_C_TXN0	C646	0.1uF 16V 10% 0402 X5R NU	TMDS TXN0
19	SDVO_CTRL_DATA	R179	0.5% 1/16W 0402 NU	TMDS DDC DATA
19	SDVO_CTRL_CLK	R178	0.5% 1/16W 0402 NU	TMDS DDC CLK





INVENTEC

TITLE: **BAP31 EASY Board EASY CNN**


SIZE	CODE	DOC NUMBER	REV
C	CS		01

SHEET 31 of 41

CRT HSYNC/VSYNC SW For Dock



UMA : OPEN
6019B0660701
A01
Change to Halogen-free
CRT HSYNC/VSYNC/DDC SW




UMA : OPEN
6019B0660001
A01
Change to Halogen-free
CRT R/G/B SW

Signal	During Reset	After Reset	Description
DGPU_PWR_EN#	High	High	0 : dGPU power switch turned on 1 : power switch turned off
DGPU_PWROK			0 : dGPU power is not stable 1 : dGPU power is stable
DGPU_HOLD_RST#	Low	Low	0 : Keep dGPU in reset 1 : Reset is released
DGPU_SELECT#	High	High	0 : Display switch enabled for dGPU 1 : Display switch enabled for iGPU
HPD_INT#			0 : DVI insertion 1 : No DVI insertion
DGPU_PWM_SELECT#		High	0 : PWM switch enabled for dGPU 1 : PWM switch enabled for iGPU
GPU_EDID_SEL#		High	0 : EDID/DDC switch enabled for dGPU 1 : EDID/DDC switch enabled for iGPU




INVENTEC
TITLE: **BAP/BXP30**
Hybrid Switch (1/2)

SIZE Custom	CODE CS	DOC.NUMBER CS-131	REV X01
SHEET		32	of 41


LVDS SW



<http://hobi-elektronika.net/>





LCD PWM SW



SW Gfx: OPEN
UMA: Stuff

LCD DDC SW




INVENTEC

TITLE			
BAP/BXP30 Hybrid Switch (2/2)			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET	33	of	41

GPU Thermal Sensor

Please close GPU side



Physical Trapping Pin	N11M-GE 1 Hynix H5TQ1G63BFR-12C	N11M-GE 1 SAMSUNG K4W1G1646E-HC12	N11M-GE 2 Hynix H5TQ1G63BFR-12C	N11M-GE 2 SAMSUNG K4W1G1646E-HC12
PEG_ROM_SO	10K:pull-down	10K:pull-down	10K:pull-down	10K:pull-down
PEG_ROM_SI	15K:pull-down	20K ohm Pull-Down	15K:pull-down	20K ohm Pull-Down
PEG_ROM_SCLK	15K:pull-Up	15K:pull-Up	15K:pull-Up	15K:pull-Up
PEG_MIOB_STRAP2	30K:pull-down	30K:pull-down	5K:pull-down	5K:pull-down
PEG_MIOB_STRAP1	35K:pull-up	35K:pull-up	35K:pull-up	35K:pull-up
PEG_MIOB_STRAP0	45K:pull-up	45K:pull-up	45K:pull-up	45K:pull-up

Device	Interface	I2C Bus
CRT	DAC A	I2C A
LVDS	LVDS	I2C C
DVI	IFP C	IFPC_AUX

INVENTEC

TITLE: **BAP/BXP30**

N11M-GE1 (I/S)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X02

CHANGE by: IEC DATE: Monday, May 24, 2010 34 of 41


38	PEG_FBA_D0	N32	FBA_D0
38	PEG_FBA_D1	N33	FBA_D1
38	PEG_FBA_D2	N34	FBA_D2
38	PEG_FBA_D3	N35	FBA_D3
38	PEG_FBA_D4	P35	FBA_D4
38	PEG_FBA_D5	P36	FBA_D5
38	PEG_FBA_D6	P37	FBA_D6
38	PEG_FBA_D7	P38	FBA_D7
38	PEG_FBA_D8	K35	FBA_D8
38	PEG_FBA_D9	K34	FBA_D9
38	PEG_FBA_D10	K34	FBA_D10
38	PEG_FBA_D11	H33	FBA_D11
38	PEG_FBA_D12	G33	FBA_D12
38	PEG_FBA_D13	G33	FBA_D13
38	PEG_FBA_D14	E34	FBA_D14
38	PEG_FBA_D15	E33	FBA_D15
38	PEG_FBA_D16	F31	FBA_D16
38	PEG_FBA_D17	G30	FBA_D17
38	PEG_FBA_D18	G30	FBA_D18
38	PEG_FBA_D19	G32	FBA_D19
38	PEG_FBA_D20	K32	FBA_D20
38	PEG_FBA_D21	M30	FBA_D21
38	PEG_FBA_D22	H30	FBA_D22
38	PEG_FBA_D23	K31	FBA_D23
38	PEG_FBA_D24	L31	FBA_D24
38	PEG_FBA_D25	M32	FBA_D25
38	PEG_FBA_D26	M30	FBA_D26
38	PEG_FBA_D27	N30	FBA_D27
38	PEG_FBA_D28	M30	FBA_D28
38	PEG_FBA_D29	R30	FBA_D29
38	PEG_FBA_D30	R30	FBA_D30
38	PEG_FBA_D31	R30	FBA_D31
38	PEG_FBA_D32	AG32	FBA_D32
38	PEG_FBA_D33	AH31	FBA_D33
38	PEG_FBA_D34	AF31	FBA_D34
38	PEG_FBA_D35	AE30	FBA_D35
38	PEG_FBA_D36	AE30	FBA_D36
38	PEG_FBA_D37	AC32	FBA_D37
38	PEG_FBA_D38	AD30	FBA_D38
38	PEG_FBA_D39	AN33	FBA_D39
38	PEG_FBA_D40	AL31	FBA_D40
38	PEG_FBA_D41	AM33	FBA_D41
38	PEG_FBA_D42	AK32	FBA_D42
38	PEG_FBA_D43	AL33	FBA_D43
38	PEG_FBA_D44	AK32	FBA_D44
38	PEG_FBA_D45	AK32	FBA_D45
38	PEG_FBA_D46	AJ30	FBA_D46
38	PEG_FBA_D47	AH30	FBA_D47
38	PEG_FBA_D48	AH33	FBA_D48
38	PEG_FBA_D49	AH35	FBA_D49
38	PEG_FBA_D50	AH34	FBA_D50
38	PEG_FBA_D51	AH32	FBA_D51
38	PEG_FBA_D52	AL35	FBA_D52
38	PEG_FBA_D53	AL35	FBA_D53
38	PEG_FBA_D54	AM34	FBA_D54
38	PEG_FBA_D55	AF33	FBA_D55
38	PEG_FBA_D56	AF34	FBA_D56
38	PEG_FBA_D57	FBA_D57	FBA_D57
38	PEG_FBA_D58	AE34	FBA_D58
38	PEG_FBA_D59	AE35	FBA_D59
38	PEG_FBA_D60	AE34	FBA_D60
38	PEG_FBA_D61	AB32	FBA_D61
38	PEG_FBA_D62	AB32	FBA_D62
38	PEG_FBA_D63	AC35	FBA_D63

38	PEG_FBA_DOM0	P32	FBA_DOM0
38	PEG_FBA_DOM1	H34	FBA_DOM1
38	PEG_FBA_DOM2	J30	FBA_DOM2
38	PEG_FBA_DOM3	P30	FBA_DOM3
38	PEG_FBA_DOM4	AF32	FBA_DOM4
38	PEG_FBA_DOM5	AL32	FBA_DOM5
38	PEG_FBA_DOM6	AL34	FBA_DOM6
38	PEG_FBA_DOM7	AF35	FBA_DOM7



38	PEG_FBA_DQS_WP0	L34	FBA_DQS_WP0
38	PEG_FBA_DQS_WP1	H35	FBA_DQS_WP1
38	PEG_FBA_DQS_WP2	J32	FBA_DQS_WP2
38	PEG_FBA_DQS_WP3	N31	FBA_DQS_WP3
38	PEG_FBA_DQS_WP4	AJ32	FBA_DQS_WP4
38	PEG_FBA_DQS_WP5	AJ34	FBA_DQS_WP5
38	PEG_FBA_DQS_WP6	AJ34	FBA_DQS_WP6
38	PEG_FBA_DQS_WP7	AC33	FBA_DQS_WP7

38	PEG_FBA_DQS_RN0	L35	FBA_DQS_RN0
38	PEG_FBA_DQS_RN1	G35	FBA_DQS_RN1
38	PEG_FBA_DQS_RN2	H31	FBA_DQS_RN2
38	PEG_FBA_DQS_RN3	N32	FBA_DQS_RN3
38	PEG_FBA_DQS_RN4	AD32	FBA_DQS_RN4
38	PEG_FBA_DQS_RN5	AJ31	FBA_DQS_RN5
38	PEG_FBA_DQS_RN6	AJ35	FBA_DQS_RN6
38	PEG_FBA_DQS_RN7	AC34	FBA_DQS_RN7

38	PEG_FBA_WCK0	P29	FBA_WCK0
38	PEG_FBA_WCK1	R29	FBA_WCK1
38	PEG_FBA_WCK2	L29	FBA_WCK2
38	PEG_FBA_WCK3	M29	FBA_WCK3
38	PEG_FBA_WCK4	AG29	FBA_WCK4
38	PEG_FBA_WCK5	AE29	FBA_WCK5
38	PEG_FBA_WCK6	AD29	FBA_WCK6
38	PEG_FBA_WCK7	AE29	FBA_WCK7





N11M-GET BGA 969P NVIDIA 601980730401




FBA_CMD0	V32	PEG_FBA_CMD0 38
FBA_CMD1	W31	PEG_FBA_CMD1 38
FBA_CMD2	U31	PEG_FBA_CMD2 38
FBA_CMD3	Y32	PEG_FBA_CMD3 38
FBA_CMD4	AB35	PEG_FBA_CMD4 38
FBA_CMD5	W35	PEG_FBA_CMD5 38
FBA_CMD6	AB34	PEG_FBA_CMD6 38
FBA_CMD7	W33	PEG_FBA_CMD7 38
FBA_CMD8	T34	PEG_FBA_CMD8 38
FBA_CMD9	W30	PEG_FBA_CMD9 38
FBA_CMD10	T35	PEG_FBA_CMD10 38
FBA_CMD11	AB31	PEG_FBA_CMD11 38
FBA_CMD12	Y30	PEG_FBA_CMD12 38
FBA_CMD13	Y34	PEG_FBA_CMD13 38
FBA_CMD14	W32	PEG_FBA_CMD14 38
FBA_CMD15	AA30	PEG_FBA_CMD15 38
FBA_CMD16	Y33	PEG_FBA_CMD16 38
FBA_CMD17	U32	PEG_FBA_CMD17 38
FBA_CMD18	U32	PEG_FBA_CMD18 38
FBA_CMD19	Y31	PEG_FBA_CMD19 38
FBA_CMD20	Y35	PEG_FBA_CMD20 38
FBA_CMD21	W34	PEG_FBA_CMD21 38
FBA_CMD22	W34	PEG_FBA_CMD22 38
FBA_CMD23	V30	PEG_FBA_CMD23 38
FBA_CMD24	U30	PEG_FBA_CMD24 38
FBA_CMD25	U35	PEG_FBA_CMD25 38
FBA_CMD26	U33	PEG_FBA_CMD26 38
FBA_CMD27	AB33	PEG_FBA_CMD27 38
FBA_CMD28	T33	PEG_FBA_CMD28 38
FBA_CMD29	W29	PEG_FBA_CMD29 38
FBA_CMD30	W29	PEG_FBA_CMD30 38

FBA_CLK0	T32	PEG_FBA_CLK0 38
FBA_CLK0#	T31	PEG_FBA_CLK0# 38
FBA_CLK1	AC30	PEG_FBA_CLK1 38
FBA_CLK1#	AC31	PEG_FBA_CLK1# 38



FBC_CMD0	C17	PEG_FBC_CMD0 38
FBC_CMD1	B19	PEG_FBC_CMD1 38
FBC_CMD2	F24	PEG_FBC_CMD2 38
FBC_CMD3	A23	PEG_FBC_CMD3 38
FBC_CMD4	A23	PEG_FBC_CMD4 38
FBC_CMD5	B21	PEG_FBC_CMD5 38
FBC_CMD6	E20	PEG_FBC_CMD6 38
FBC_CMD7	E20	PEG_FBC_CMD7 38
FBC_CMD8	F20	PEG_FBC_CMD8 38
FBC_CMD9	F19	PEG_FBC_CMD9 38
FBC_CMD10	F23	PEG_FBC_CMD10 38
FBC_CMD11	F23	PEG_FBC_CMD11 38
FBC_CMD12	A22	PEG_FBC_CMD12 38
FBC_CMD13	A22	PEG_FBC_CMD13 38
FBC_CMD14	B17	PEG_FBC_CMD14 38
FBC_CMD15	F24	PEG_FBC_CMD15 38
FBC_CMD16	E22	PEG_FBC_CMD16 38
FBC_CMD17	F22	PEG_FBC_CMD17 38
FBC_CMD18	F23	PEG_FBC_CMD18 38
FBC_CMD19	B22	PEG_FBC_CMD19 38
FBC_CMD20	D22	PEG_FBC_CMD20 38
FBC_CMD21	D22	PEG_FBC_CMD21 38
FBC_CMD22	D20	PEG_FBC_CMD22 38
FBC_CMD23	E19	PEG_FBC_CMD23 38
FBC_CMD24	F18	PEG_FBC_CMD24 38
FBC_CMD25	F18	PEG_FBC_CMD25 38
FBC_CMD26	F22	PEG_FBC_CMD26 38
FBC_CMD27	C23	PEG_FBC_CMD27 38
FBC_CMD28	C23	PEG_FBC_CMD28 38
FBC_CMD29	B20	PEG_FBC_CMD29 38
FBC_CMD30	A20	PEG_FBC_CMD30 38

FBC_CLK0	E17	PEG_FBC_CLK0 38
FBC_CLK0#	D17	PEG_FBC_CLK0# 38
FBC_CLK1	C23	PEG_FBC_CLK1 38
FBC_CLK1#	E23	PEG_FBC_CLK1# 38






N11M-GET BGA 969P NVIDIA 601980730401

INVENTEC



TITLE: **BAP/BXP30**
N16P Memory (2/5)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X02

SHEET 35 of 41



U37F		
AA11	GND_1	GND_096
AA12	GND_2	GND_097
AA13	GND_3	GND_098
AA14	GND_4	GND_099
AA15	GND_5	GND_100
AA16	GND_6	GND_101
AA17	GND_7	GND_102
AA18	GND_8	GND_103
AA19	GND_9	GND_104
AA20	GND_10	GND_105
AA21	GND_11	GND_106
AA22	GND_12	GND_107
AA23	GND_13	GND_108
AA24	GND_14	GND_109
AA25	GND_15	GND_110
AA26	GND_16	GND_111
AA27	GND_17	GND_112
AA28	GND_18	GND_113
AA29	GND_19	GND_114
AA30	GND_20	GND_115
AA31	GND_21	GND_116
AA32	GND_22	GND_117
AA33	GND_23	GND_118
AA34	GND_24	GND_119
AA35	GND_25	GND_120
AA36	GND_26	GND_121
AA37	GND_27	GND_122
AA38	GND_28	GND_123
AA39	GND_29	GND_124
AA40	GND_30	GND_125
AA41	GND_31	GND_126
AA42	GND_32	GND_127
AA43	GND_33	GND_128
AA44	GND_34	GND_129
AA45	GND_35	GND_130
AA46	GND_36	GND_131
AA47	GND_37	GND_132
AA48	GND_38	GND_133
AA49	GND_39	GND_134
AA50	GND_40	GND_135
AA51	GND_41	GND_136
AA52	GND_42	GND_137
AA53	GND_43	GND_138
AA54	GND_44	GND_139
AA55	GND_45	GND_140
AA56	GND_46	GND_141
AA57	GND_47	GND_142
AA58	GND_48	GND_143
AA59	GND_49	GND_144
AA60	GND_50	GND_145
AA61	GND_51	GND_146
AA62	GND_52	GND_147
AA63	GND_53	GND_148
AA64	GND_54	GND_149
AA65	GND_55	GND_150
AA66	GND_56	GND_151
AA67	GND_57	GND_152
AA68	GND_58	GND_153
AA69	GND_59	GND_154
AA70	GND_60	GND_155
AA71	GND_61	GND_156
AA72	GND_62	GND_157
AA73	GND_63	GND_158
AA74	GND_64	GND_159
AA75	GND_65	GND_160
AA76	GND_66	GND_161
AA77	GND_67	GND_162
AA78	GND_68	GND_163
AA79	GND_69	GND_164
AA80	GND_70	GND_165
AA81	GND_71	GND_166
AA82	GND_72	GND_167
AA83	GND_73	GND_168
AA84	GND_74	GND_169
AA85	GND_75	GND_170
AA86	GND_76	GND_171
AA87	GND_77	GND_172
AA88	GND_78	GND_173
AA89	GND_79	GND_174
AA90	GND_80	GND_175
AA91	GND_81	GND_176
AA92	GND_82	GND_177
AA93	GND_83	GND_178
AA94	GND_84	GND_179
AA95	GND_85	GND_180
AA96	GND_86	GND_181
AA97	GND_87	GND_182
AA98	GND_88	GND_183
AA99	GND_89	GND_184
AA100	GND_90	GND_185
AA101	GND_91	GND_186
AA102	GND_92	GND_187
AA103	GND_93	GND_188
AA104	GND_94	GND_189
AA105	GND_95	GND_190
AA106	GND_96	GND_191
AA107	GND_97	GND_192
AA108	GND_98	GND_193
AA109	GND_99	GND_194
AA110	GND_100	GND_195



<http://hobi-elektronika.net/>

INVENTEC


NT11M-GET BGA 969P NVIDIA
601980730401

Rev: 1.0

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X02
SHEET	36	of	41

8,9,10,11,12,13,25 DCIN

2A



PEG_1.5VS@6A

PEG_1.5VS 35,38


RF

2 Vias

2 Vias

8,9,10,11,12,13,25 DCIN

2A



1.05V@6A

PEG_1.05VS 35,38

RF


2 Vias

2 Vias

<http://hobi-elektronika.net/>

8,9,10,11,12,13,25 DCIN

3A



NVDD@20A

PEG_NVDD 36

RF

2 Vias

2 Vias



GPIOs	NVDD	N11M-GE1
0	0.85V	P12&P8-State
1	1.032V	PO-State

INVENTEC

TITLE **Celpalla demo board)**
L8V/PEX1.1V/NVDD(5/S)

SIZE Custom DOC NUMBER CS-131 REV X02

CHANGE by IEC DATE Monday, May 24, 2010 SHEET 37 of 41




INVENTEC
 (Celpalpa demo board)
 VRAM

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01

CHANGE by IEC DATE Tuesday, May 25, 2010
 SHEET 38 of 41

AUDIO CODEC


Note:
To support Wake-on-Jack, the CODEC VAUX_3.3 pins must be powered by a Standby supply.





Port Configuration

- Port A: Headphone jack (jack shared with S/PDIF)
- Port B: Internal analog mono mic (stereo option)
- Port C: Microphone jack
- Port G: Internal stereo speakers
- Port J: Optional Internal stereo digital mic
- Port H: S/PDIF (jack shared with headphone)







<http://hobi-elektronika.net/>




INVENTEC			
TITLE Celpalla demo board) Audio Codec /AMP			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET	39	of	41



5 in 1 CARDREADER



INVENTEC			
TITLE BAP/BXP30			
CARD READER/AUDIO BOARD			
SIZE Custom	CODE A03	DOC NUMBER D:CS-1310A2271201-ALG	REV A03
CHANGE by <CHANGE by>		DATE	Monday, May 24, 2010
SHEET		40	of 41



INVENTEC			
TITLE BAP/BXP30			
POWER SEQUENCE			
SIZE Custom	CODE A03	DOC NUMBER 41	REV 1
SHEET		of	41