

FM9B HANKS Intel UMA

VER : 3A

PWA:

PWB:





Table of Contents










| PAGE | DESCRIPTION |
|-------|-------------------------|
| 1 | Schematic Block Diagram |
| 2 | Front Page |
| 3-6 | Clarksfield/Auburndale |
| 7-12 | PCH |
| 13-14 | DDRIII SO-DIMM(204P) |
| 15 | Clock Generator |
| 16-22 | BLANK PAGE |
| 23 | HDMI CONN |
| 24 | LCD CONN |
| 25 | CRT CONN |
| 26 | R5U230 |
| 27 | BLANK PAGE |
| 28 | Express/CRard/1394 |
| 29 | SIO (ITE8502) |
| 30 | FLASH / RTC |
| 31 | MINI-Card (WWAN) |
| 32 | MINI-Card (WLANWPAN) |
| 33 | Left PUSB/ESATA |
| 34 | Right USB |
| 35 | SATA (HDD & CD_ROM) |
| 36 | TP / KEYBOARD |
| 37 | SWITCH //LED |
| 38 | FAN / THERMAL |
| 39 | Azelia CODEC |
| 40 | AUDIO CONN |
| 41 | LAN(RTL8111DL/RJ-45) |
| 42 | System Reset Circuit |
| 43 | Blank Page |
| 44 | 1.8V_RUN(RT9018/RT9024) |
| 45 | Charger (MAX8731) |
| 46 | 3V/5V (TPS51427A) |
| 47 | 1.5_DDR/0.75(TPS51116) |
| 48 | 1.05V_PCH(TPS51218) |
| 49 | 1.05_VTT(TPS51218) |
| 50 | GFX_VCORE (MAX17028) |
| 51 | CPU CORE(MAX17036) |
| 52 | Run Power Switch |
| 53 | DCin & Batt |
| 54 | PAD & SCREW |
| 55 | EMI CAP |
| 56 | SMBUS BLOCK |
| 57 | THERMAL MAP |
| 58 | Power Block Diagram |
| 59 | Power sequence Block |
| 60 | XDP |

Power States


| POWER PLANE | VOLTAGE | PAGE | DESCRIPTION | CONTROL SIGNAL | ACTIVE IN |
|----------------|--------------|---|-----------------------|-----------------------|-----------|
| +PWR_SRC | 10V~+19V | 24,30,45,46,47,48,49,50,51 | MAIN POWER | | S0-S5 |
| +RTC_CELL | +3.0V~+3.3V | 08,11,29,30 | RTC | | S0-S5 |
| +5V_ALW2 | +5V | 37,46,52,53 | LARGE POWER | MAIN POWER | S0-S5 |
| +5V_ALW | +5V | 13,33,44,46,47,48,49,50,51,52 | LARGE POWER | ALW_ON | S0-S5 |
| +3.3V_ALW | +3.3V | 29,30,35,36,37,42,44,45,46,47,51,52,53 | 8051 POWER | 3.3V_ALW_ON | S0-S5 |
| +5V_SUS | +5V | 11,33,34,37,51,52 | SLP_S5# CTRLD POWER | SUS_ON | |
| +3.3V_SUS | +3.3V | 07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52 | SLP_S5# CTRLD POWER | SUS_ON | |
| +1.5V_SUS | +1.5V | 03,05,13,14,47,50,52 | SODIMM POWER | SUS_ON | |
| +0.75V_DDR_VTT | +0.75V | 13,14,47,52 | SODIMM POWER | RUN_ON | |
| +5V_RUN | +5V | 11,18,24,25,35,36,38,39,40,51,52 | SLP_S3# CTRLD POWER | RUN_ON | |
| +3.3V_RUN | +3.3V | 3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60 | SLP_S3# CTRLD POWER | RUN_ON | |
| +1.8V_RUN | +1.8V | 05,11,44,52 | SDVO POWER | RUN_ON | |
| +1.05V_VTT | +1.1V | 03,05,10,11,49,60 | CPU POWER | RUN_ON | |
| +1.5V_RUN | +1.5V | 11,28,31,32,52 | Express Card/Min Card | RUN_ON | |
| +5V_HDD | +5V | 35 | HDD Power | HDDC_EN | |
| +1.05V_PCH | +1.05V | 08,09,11,15,48 | PCH POWER | RUN_ON | |
| +VCC_CORE | +0.7V~+1.77V | 05,51 | CPU CORE POWER | IMVP_VR_ON | |
| +LCDVCC | +3.3V | 24 | LCD Power | LCDVCC_TST_EN & ENVDD | |
| +5V_MOD | +5V | 35 | MOD Power | MODC_EN | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

| GND PLANE | PAGE | DESCRIPTION |
|---|------|-------------|
|  GND | ALL | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |






AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.



QUANTA COMPUTER


Title: AUBURND 2/4

| | | |
|----------------------------------|-------------------------|--------|
| Size: FM9B | Document Number: Rev 3A | |
| Date: Thursday, October 01, 2009 | Sheet: 4 | of: 65 |

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)

CPU Core Power 91 83

- VCC1
- VCC2
- VCC3
- VCC4
- VCC5
- VCC6
- VCC7
- VCC8
- VCC9
- VCC10
- VCC11
- VCC12
- VCC13
- VCC14
- VCC15
- VCC16
- VCC17
- VCC18
- VCC19
- VCC20
- VCC21
- VCC22
- VCC23
- VCC24
- VCC25
- VCC26
- VCC27
- VCC28
- VCC29
- VCC30
- VCC31
- VCC32
- VCC33
- VCC34
- VCC35
- VCC36
- VCC37
- VCC38
- VCC39
- VCC40
- VCC41
- VCC42
- VCC43
- VCC44
- VCC45
- VCC46
- VCC47
- VCC48
- VCC49
- VCC50
- VCC51
- VCC52
- VCC53
- VCC54
- VCC55
- VCC56
- VCC57
- VCC58
- VCC59
- VCC60
- VCC61
- VCC62
- VCC63
- VCC64
- VCC65
- VCC66
- VCC67
- VCC68
- VCC69
- VCC70
- VCC71
- VCC72
- VCC73
- VCC74
- VCC75
- VCC76
- VCC77
- VCC78
- VCC79
- VCC80
- VCC81
- VCC82
- VCC83
- VCC84
- VCC85
- VCC86
- VCC87
- VCC88
- VCC89
- VCC90
- VCC91
- VCC92
- VCC93
- VCC94
- VCC95
- VCC96
- VCC97
- VCC98
- VCC99
- VCC100



VTT0_43, VTT0_44:
CRB(V1.0)P13
Why add 0ohm?? Is it trace width control??

VTT0_43, VTT0_44: (Intel feedback)
They are connected to hidden page for intel validation purpose.

Note:
For Validating IMVP VR R814 should be STUFF
and R827 NO_STUFF

VCC_SENSE & VSS_SENSE:
SC(V1.0)P19
180-ohm pull-down to GND near processor

VSS_SENSE_VTT:
SC(V1.0)P20
Connect VSS_SENSE_VTT to GND
or can be left floating.
Note: CSB has the VSS_SENSE_VTT floating.

PROC_DPRSPLVPR:
SC(V1.0)P19:
It is important to have the resistor stuffing options
in the design for the Turbo functionality.
The stuffing and no-stuffing of the resistors
will depend on the POC configuration of AUB
and CFB
CRB(V1.0)P67:
uses 1K pull-up and pull-down resistors
CSB default setting is '1'

QUANTA COMPUTER

File: AUBURNDA 3/4


Size: Document Number FM6B Rev 3A

Date: Thursday, October 01, 2009 Sheet 5 of 65


AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



| | 1 | 0 |
|--|--|--|
| CFG4 (Display Port Presence) | Disabled; No Physical Display Port attached to Embedded Display port | Enabled; An external Display port device is connected to the Embedded Display port |
| CFG0 (PCI-Epress Configuration Select) | Single PEG | Bifurcation enabled |
| CFG3 (PCI-Epress Static Lane Reversal) | Normal Operation | Lane Numbers Reversed |


QUANTA COMPUTER

Title: AUBURNDA 4/4




Size: Document Number FM9B Rev 3A

Date: Thursday, October 01, 2009 Sheet 6 of 65



IBEX PEAK-M (DMI, FDI, GPIO)



IBEX PEAK-M (LVDS, DDI)




IBEX PEAK-M (HDA, JTAG, SATA)







Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.

INTVREN (Internal Voltage Regulator Enable): This signal enables the internal 1.05 V regulators. This signal must be always pulled-up to VccRTC.

| Flash Descriptor Security Override | |
|------------------------------------|----------------------------------|
| GPIO33 | Low = Enabled High = Disabled |



Note: GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.











Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.



IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (PCI-E,SMBUS,CLK)

Place TX DC blocking caps close PCH.






IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




| DMI Termination Voltage | |
|-------------------------|------------------------|
| NV_CLE | Set to Vcc when LOW |
| | Set to Vcc/2 when HIGH |

| Danbury Technology Enabled | |
|----------------------------|---------------|
| NV_ALE | High = Enable |
| | Low = Disable |




IBEX PEAK-M (POWER)




VCCM3_3: EDS(V1.0)P84: supply for the Intel Management Engine. This is a separate power plane that may or may not be powered in S3-S5 states. This plane must be on in S0 and other times the Intel Management Engine is used.


VCCM3_3: EDS(V1.0)P84: supply for the Intel Management Engine. This is a separate power plane that may or may not be powered in S3-S5 states. This plane must be on in S0 and other times the Intel Management Engine is used.

PCH EDS(V1.0) P84
+NVRAM_VCCQ:
1.8 V supply for Dual Channel NAND interface.
This power is supplied by core well. If unused, this pin should be connected to Vcc3_3.



IBEX PEAK-M (GND)






**QUANTA
COMPUTER**

Title: IBEX PEAK-M 6/6



| | | |
|------|-----------------|-----|
| Size | Document Number | Rev |
| | FM9B | 3A |




Date: Thursday, October 01, 2009 Sheet 12 of 65



Intel is requesting that customers implement all methods (M1 and M2 and M3 described below) to generate and control Reference voltage for Data/Strobe inputs (VREFDQ) on Clarksfield based platforms. for fine tuning of the VREFDQ levels to optimise the voltage and timing margins.


M1: Fixed voltage resistor divider or DDR Voltage Regulator drives the Vref
M2: A set of Digital potentiometers and op amps are added on the motherboard (one pair for each channel). This circuit is controlled by SMBUS (SMB_CLK + SMB_DATA) on PCH.
M3: Intel investigating future processor VREF_DQ generation to replace M1 and M2. This would require routing processor signal balls J17 and H17 to SO-DIMM connectors directly.








| | VREF_DQ | R59 | R58 | R43 |
|----|---------|-------|-----|---------------|
| M1 | StuFF | X | X | (+DDR_VTTREF) |
| M3 | X | StuFF | X | |






Realtek: 0.1uF x 3 pcs, 22uF x 1 pcs
IDT: 0.1uF x 2 pcs, 10uF x 1 pcs




+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.
IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.




| PIN 30 | CPU_0 | CPU_1 |
|---------------|--------|--------|
| 0 (default) | 133MHz | 133MHz |
| 1 (0.7V-1.5V) | 100MHz | 100MHz |

CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet (V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet (V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**


| | | |
|--|----------------------------|----------------|
|  QUANTA COMPUTER | | |
| Title VGA-M92-XT (PCIe) | | |
| Size | Document Number FM9B | Rev 3A |
| Date: | Thursday, October 01, 2009 | Sheet 16 of 65 |

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

| | | |
|---|------------------|----------------------------|
|  | | QUANTA COMPUTER |
| Title: VGA-MB2-XT (PCIe) | | |
| Size: FM9B | Document Number: | Rev: 3A |
| Date: Thursday, October 01, 2009 | | Sheet: 17 of 65 |


**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**


| | |
|--|-------------------------|
|  QUANTA COMPUTER | |
| Title | VGA-M82-XT (PCIe) |
| Size | Document Number FM5B |
| Date: Thursday, October 01, 2009 | Rev 3A |
| Sheet 19 of 65 | |



**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**



| | | |
|--|-------------------------|-----------|
|  QUANTA COMPUTER | | |
| Title VGA-M92-XT (PCIe) | | |
| Size | Document Number FM9B | Rev 3A |
| Date: Thursday, October 01, 2009 | | |
| Sheet 21 of 65 | | |

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**



| | | |
|--|----------------------------|----------------|
|  QUANTA COMPUTER | | |
| Title VGA-M92-XT (PCIe) | | |
| Size | Document Number FM9B | Rev 3A |
| Date: | Thursday, October 01, 2009 | Sheet 22 of 65 |



Reserve for EMI and close to HDMI CONN




HDMI



EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB





SCLZ/SDAZ Low-level input/output Voltage
 CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default)
 CGF01:CGF00=0:1 VIL:<0.36V VOL:0.55V
 CGF01:CGF00=1:0 VIL:<0.44V VOL:0.65V
 CGF01:CGF00=1:1 VIL:<0.36V VOL:0.6V

HDMI_PWR_CTRL
 0 is Enable
 1 is Disable





| | | |
|-------|--------------------------|------------------|
| File | | VGA-M82-S (PCIe) |
| Size | Document Number | Rev |
| | FMB9 | 3A |
| Date: | Monday, October 12, 2009 | Sheet 23 of 65 |

Support the new imbedded diagnostics.





Address : A9H --Contrast
AAH --Backlight




Shunt capacitors on LVDS for improving WWAN.

| | | | | | | |
|---------|-----|---|---|----------|----|---------|
| LCD B0- | C13 | 1 | 2 | *3.3P_NC | 50 | LCD B0+ |
| LCD B1- | C3 | 1 | 2 | *3.3P_NC | 50 | LCD B1+ |
| LCD B2- | C2 | 1 | 2 | *3.3P_NC | 50 | LCD B2+ |
| LCD A0- | C6 | 1 | 2 | *3.3P_NC | 50 | LCD A0+ |
| LCD A1- | C5 | 1 | 2 | *3.3P_NC | 50 | LCD A1+ |
| LCD A2- | C14 | 1 | 2 | *3.3P_NC | 50 | LCD A2+ |





| | | |
|----------------------|----------------------------|----------------|
| Title CRT&TV CONN | | |
| Size | Document Number FMGB | Rev 3A |
| Date: | Thursday, October 01, 2009 | Sheet 25 of 65 |







MFIO Pin Assignment Table

| MFIO | SD8 | MS8 | XD |
|------|-----|-----|------|
| 00 | WP | BS | D7 |
| 01 | D1 | - | D6 |
| 02 | D0 | D1 | D5 |
| 03 | D7 | - | D4 |
| 04 | D6 | D5 | D3 |
| 05 | CLK | D0 | D2 |
| 06 | - | - | D1 |
| 07 | D5 | D4 | D0 |
| 08 | CMD | D2 | WP# |
| 09 | D4 | D6 | WE# |
| 10 | D3 | D3 | ALE |
| 11 | D2 | - | CLE |
| 12 | - | - | CE# |
| 13 | - | D7 | RE# |
| 14 | - | CLK | R/B# |

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

Express Card/CARD READER





QUANTA COMPUTER


Ultra I/O Controller ECE5028

Title: Ultra I/O Controller ECE5028


Size: Document Number FM9B Rev 3A

Date: Wednesday, October 07, 2009 Sheet 29 of 65


For EC 8Mbit (1M Byte)




For PCH 32Mbit (4M Byte)



RTC BATTERY



iTPM ENABLE/DISABLE



| TPM Function | R712 |
|--------------|-----------------|
| Enable | Mount |
| Disable | NC (Default) |




Title Ultra I/O Controller ECE5028




Size Document Number Rev
FMGB 3A


Date: Thursday, October 01, 2009 Sheet 30 of 65

MiniCard WWAN connector



PCI-Express TX and RX direct to connector










**QUANTA
COMPUTER**

| | | |
|-------|----------------------------|----------------|
| Title | | MINI-PCI |
| Size | Document Number | Rev |
| | FMGB | 3A |
| Date: | Thursday, October 01, 2009 | Sheet 31 of 65 |

MiniCard WLAN connector




QUANTA COMPUTER

Title: MDC CONN.

Size: Document Number FMGB Rev 3A

Date: Friday, October 02, 2009 Sheet 32 of 65

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Q2



Q2


Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.




Place one 150uF cap by each USB connector.

Each channel is 1A



Side External USBX2

PN is old, Because New Part can't ready before SST build.





USBx2 & ESATA COMBO

USB BUS SW



E-SATA Re-driver




QUANTA COMPUTER

Title: SERIAL PORT & USB




Size: Document Number FMGB Rev 3A

Date: Thursday, October 01, 2009 Sheet 33 of 65






Place one 150uF cap by each USB connector.


Each channel is 1A







SATA Connector.





3-axis Fall Sensor (HDD data protector)




ODD Connector



KEYBOARD CONNECTOR




Touch Pad



Key board illumination

+KB_LED power trace width >10 mil



**QUANTA
COMPUTER**


Title: TOUCH PAD, BULE TOOTH & FIR

| | | |
|------|-----------------|-----|
| Size | Document Number | Rev |
| | FMGB | 3A |


Date: Thursday, October 01, 2009 Sheet 36 of 65

Touch Screen Module




- Note:
1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect according to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
 2. Maximum cable resistance on VCC, GND should be 150m ohm.
 3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Need check the connector footprint and symbol.





Battery status.



Power button Cable







3VALW ON POWER LOGIC





Title SWITCH, KEYBOARD & LED&Touch Screen Module


Size Document Number Rev
FMGB 3A

Date: Monday, October 05, 2009 Sheet 37 of 65








- Place under CPU 10/20mils
1. Place C160 close to EMC1422
 2. Place C518 to be close to Q51
- Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C160, then C518 should be dummy








| GAIN1 | GAIN2 | GAIN |
|-------|-------|--------|
| 0 | 0 | 6dB |
| 0 | 1 | 10dB |
| 1 | 0 | 15.6dB |
| 1 | 1 | 21.6dB |



Layout Note:
Place close
U18 pin 23.




Layout Note:
Close to U18 Pin 34




INTERNAL SPEAKER AMP

TPA6040A4
QFN 32PIN

Layout Note:
Place close to
pin 18.




Layout Note:
Place close U18.




FB 60ohm+25%_100MHz
3A_0.05ohm DC

Depop R479,C699
for using 92HD73C




AZALIA (HD) CODEC






ICH_AZ_CODEC_BITCLK R182 32K_NC C239 10P_NC


Depop R477,R478,R484,R473
Pop R476,R480,R483,R475
for using 92HD73C
R476,R483 close to U19, Let DVDD width be 10-mils



| EAPD# | NB_MUTE# | TEST_WOOFER_EN | AUD_SPK_ENABLE# | SUB_MUTE# |
|-------|----------|----------------|-----------------|---------------------|
| 0 | 0 | 0 | H | L |
| 0 | 0 | 1 | H | L |
| 0 | 1 | 0 | H | L |
| 0 | 1 | 1 | H | L |
| 1 | 0 | 0 | H | L |
| 1 | 0 | 1 | H (Disable SPK) | H (Test Woofers) |
| 1 | 1 | 0 | L (Test SPK) | L (Disable Woofers) |
| 1 | 1 | 1 | L | H |



Layout Note:
Place close to
pin 8.




Close to U19



QUANTA COMPUTER

File: Azelia CODEC
 Size: Document Number FM6B
 Date: Thursday, October 01, 2009 11:58:39 AM
 Rev: 3A

Headphone Jack Stereo MIC Jack




Array Microphone & Camera



INTERNAL SUBWOOFER AMP





| SYNC | Condition |
|---------|--|
| VDD | Spread-spectrum mode with fS = 1200kHz ±70kHz. |
| GND | Fixed-frequency mode with fS = 1100kHz. |
| FLOAT | Fixed-frequency mode with fS = 1500kHz. |
| Clocked | Fixed-frequency mode with fS = external clock frequency. |






| AUD SUB_GAIN1 | AUD SUB_GAIN2 | GAIN |
|---------------|---------------|------|
| 0 | 0 | 24dB |
| 0 | 1 | 18dB |
| 1 | 0 | 12dB |
| 1 | 1 | 6dB |




**QUANTA
COMPUTER**

File: AUDIO CONN
 Size: Document Number FMBB
 Date: Monday, October 12, 2009 Sheet 40 of 65
 Rev 3A



[SOLARIS
 Datasheet(V1.4)P5:
 Used to isolate the RTL8111D.
 From the PCI-E bus RTL8111D will not drive
 its PCI-E outputs(excluding LANNAKEB)
 and will not sample its PCI-E input
 as long as the isolate pin is asserted.
 Realtek feedback:
 進入83.84.85管
 互Low 邏輯03.84.85要拉High for WOL support





1

2

3

4

5

A

A

B


B

C

C

D

D

| | | |
|--|----------------------------|----------------|
|  QUANTA COMPUTER | | |
| Title Battery Selector | | |
| Size | Document Number FMGB | Rev 3A |
| Date: | Thursday, October 01, 2009 | Sheet 43 of 65 |


1

2

3

4


5




| | | |
|-------------------|----------------------------|----------------|
| Title | | |
| +1.8V_RUN(RT9024) | | |
| Size | Document Number | Rev |
| | FMGB | 2B |
| Date: | Thursday, October 01, 2009 | Sheet 44 of 65 |

Continuous current : 13A
Rds(on) : 18mohm

Continuous current : 13A
Rds(on) : 18mohm



Charger circuit
Control IC: MAX8731AETI+
H/S MOSFET: SI4800(Vishay), Qg=13nC, Rds(on)=30mohm, PD=1.3W
L/S MOSFET: SI4800(Vishay), Qg=13nC, Rds(on)=30mohm, PD=1.3W
Inductor: 5.8uH +/-30% 5.5A SILL104R-5R8B(Delta), DCR=24mohm
Output Cap: 2*10u 25V(+/-10%,X6S,1206)



+5V_ALW
 Fs=400K
 TDC : 5.83A
 Peak current : 8.33A
 OCP:10A


+5V_ALW
 Control IC: TPS51427A
 H/S MOSFET: FDS8884(Fairchild), Qg=7nC, Rds(on)=30mohm, PD:2.5W
 L/S MOSFET: FDS6690AS(Fairchild), Qg=13nC, Rds(on)=15mohm, PD:2.5W
 Inductor: 3.3UH +/-20% 12.3A FDVE1040-H-3R3M=P3(TOKO), DCR=10.1mohm
 Output Cap: 1*150U 6.3V(20%,ESR15,7343,H=1.9),ripple current 2700mA

+3.3V_ALW
 Control IC: TPS51427A
 H/S MOSFET: FDS6298(Fairchild), Qg=14nC, Rds(on)=12mohm, PD:3W
 L/S MOSFET: FDS6676AS(Fairchild), Qg=35nC, Rds(on)=7.25mohm, PD:2.5W
 Inductor: 1.5U20*17.1A(FDVE1040-H-1R5M=P3)(TOKO), DCR=4.6mohm
 Output Cap: 1*150U 6.3V(20%,ESR15,7343,H=1.9),ripple current 2700mA

+3.3V_ALW
 Fs=300K
 TDC : 8.23A
 Peak : 11.77A
 OCP:14A

| Ton | GND | VREF2 or Float | 5V |
|-------------|---------|----------------|---------|
| Channel1 Fs | 400 kHz | 400 kHz | 200 kHz |
| Channel2 Fs | 500 kHz | 300 kHz | 300 kHz |





+1.5V_SUS
 Fs=400K
 TDC : 7.8A
 Peak current : 11.15A
 OCP:13.38A

+1.5V_SUS
 Control IC: TPS51116REGR
 H/S MOSFET: FDMS8692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W
 L/S MOSFET: FDMS7670(Fairchild), Qg=24nC, Rds(on)=5mohm, PD=2.5W
 Inductor: 0.88U +-20%,17A(MPC1040LR88C)(NEC-TOKIN), DCR=2.3mohm
 Output Cap: 1*2*330U 2V(+10/-35%,7343,ESR=9),ripple current 3000mA

VDDQ and VTT discharge control


| MODE pin | Discharge mode |
|----------|------------------------|
| V5IN | No discharge |
| VDDQ | Tracking discharge |
| S4/GND | Non-tracking discharge |

VDDQ output voltage selection

| VDDQSET | VDDQ(V) | VTTREF and VTT | NOTE |
|--------------|-----------|----------------|-------------------|
| GND | 2.5V | VDDQSNS/2 | DDR |
| V5IN | 1.8V | VDDQSNS/2 | DDR2 |
| FB Resistors | Adjusting | VDDQSNS/2 | 1.5V < VVDDQ < 3V |

Outputs Management by S3, S5 control

| State | S3 | S5 | VDDQ | VTTREF | VTT |
|-------|----|----|----------------|-----------------|-----------------|
| S0 | HI | HI | On | On | On |
| S3 | LO | HI | On | On | Off (Hi-Z) |
| S4/S5 | LO | LO | On (discharge) | Off (discharge) | Off (discharge) |




+1.05V_PCH
 Fs=300K
 TDC : 4.91A
 Peak current : 7.02A
 OCP:8.5A

Frequency setting

| | | | | |
|---------------|--------|--------|--------|--------|
| pin5 resistor | 470kΩ | 200kΩ | 100kΩ | 47kΩ |
| Frequency | 300kHz | 350kHz | 390kHz | 450kHz |

+1.05V_PCH
 Control IC: TPS51218DSCR
 H/S MOSFET: FDS8884(Fairchild), Qg=7nC, Rds(on)=30mohm, PD:2.5W
 L/S MOSFET: FDS6690AS(Fairchild), Qg=13nC, Rds(on)=15mohm, PD:2.5W
 Inductor: 1.5uH +-30% 10A SIL104R-1R5B(Delta), DCR=8.1mohm
 Output Cap: 1*330U 2.5V(20%,ESR15,7343,H1.9),ripple current 2700mA




+1.1V_VTT
 Fs=300K
 TDC : 12.64A
 Peak current: 18.06A
 OCP:21.67A

Frequency setting

| | | | | |
|---------------|--------|--------|--------|--------|
| pin5 resistor | 470kΩ | 200kΩ | 100kΩ | 47kΩ |
| Frequency | 300kHz | 350kHz | 390kHz | 450kHz |

+1.1V_VTT
 Control IC: TPS51218DSCR
 H/S MOSFET: FDMS8692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
 L/S MOSFET: FDMS7670(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
 Inductor: 0.56uH +-20% 21A(BTQP4LR56WFC)(Panasonic), DCR=1.6mohm
 Output Cap: 2*330U 2V(+10/-35%,7343,ESR=9),ripple current 3000mA


| | | |
|----------------------|----------------------------|----------------|
| Title | | |
| +1.05V_VTT(TPS51218) | | |
| Size | Document Number | Rev |
| | FMGB | 2B |
| Date: | Thursday, October 01, 2009 | Sheet 49 of 65 |



+VCC_GFX_CORE
 Fs=400K
 TDC : 12A
 Peak Current : 22A
 OCP:26.4A

- 5 GFXVR_VID_0
- 5 GFXVR_VID_1
- 5 GFXVR_VID_2
- 5 GFXVR_VID_3
- 5 GFXVR_VID_4
- 5 GFXVR_VID_5
- 5 GFXVR_VID_6

- 5 GFXVR_EN
- 5 GFXVR_DPRSPLVR
- +3.3V_SUS 42 GFXVR_PWRGD
- 5 GFXVR_DPRSPLVR
- 5 GFXVR_IMON




Default Vcc_Core voltage is 1.0500V

QUANTA COMPUTER






Title: VGA DC/DC

| | | |
|--------------------------------|-----------------------|---------|
| Size: FM95 | Document Number: FM95 | Rev: 2B |
| Date: Monday, October 05, 2009 | Sheet: 50 | of 65 |





+VCC_CORE
TDC:32A
Max current: 48A

| | | |
|---------------------|--------------------------|----------------|
| Title | | |
| CPU core (MAX17036) | | |
| Size | Document Number | Rev |
| | FM9B | 2B |
| Date: | Friday, October 02, 2009 | Sheet 51 of 65 |



Reserve discharge path






**QUANTA
COMPUTER**

Title: RUN / SUS POWER SW

| | | |
|------------|-----------------------|---------|
| Size: FMGB | Document Number: FMGB | Rev: 3A |
|------------|-----------------------|---------|

Date: Thursday, October 01, 2009 Sheet 52 of 65




QUANTA COMPUTER

Title: DCIN, BATT CONNECTOR









| | | |
|------|----------------------|--------|
| Size | Document Number FM95 | Rev 3A |
|------|----------------------|--------|

Date: Thursday, October 01, 2009 Sheet 53 of 65

FOR CPU use



87



47

71
97

| | | |
|----------------------------|----------------------------|-----------------|
| | | |
| QUANTA COMPUTER | | |
| Title: SCREW PAD | | |
| Size: | Document Number: FMGB | Rev: 3A |
| Date: | Thursday, October 01, 2009 | Sheet: 54 of 65 |

Reserved for EMI.

5

4

3

2


1

D

C

B

A

| | | |
|--|----------------------------|----------------|
|  QUANTA COMPUTER | | |
| Title: EMI CAP | | |
| Size: | Document Number: FMGB | Rev: 3A |
| Date: | Thursday, October 01, 2009 | Sheet 55 of 65 |



5


4


3

2


1









FM9 Power Design Block Diagram 2009/02/25



- (1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
Bat : +VCHGR -> +PWR_SRC, +5V_ALW2, SYS_PWR_SW#
- (2) 3.3V_ALW_ON, ALW_ON
- (3) +3.3V_ALW, +5V_ALW, +15V_ALW
- (4) SUS_ON
- (5) +5V_SUS, +3.3V_SUS, +1.5V_SUS, 1.5V_DDR_PWRGD
- (6) ICH_RSMRST#
- (7) SIO_PWRBTN#
- (8) SIO_SLP_S5#, SIO_SLP_S4#, SIO_SLP_S3#
- (9) GFX_ON
- (10) +VCC_GFX_CORE, +1.1V_GFX_PCIE and PWRGD
- (11) RUN_ON_1(RUN_ON)
- (12) +0.75V_DDR_VTT
- (13) +5V_RUN, +3.3V_RUN, +3.3V_DELAY, +1.8V_RUN_GFX, +1.5V_RUN, +1.1V_VTT, +1.05V_PCH ad PWRGD
- (14) IMVP_VR_ON
- (15) +VCC_CORE, IMVP_PWRGD
- (16) RESET_OUT#
- (17) ICH_PWRGD
- (18) PM_DRAM_PWRGD
- (19) CLK_CPU_BCLK(PCH to CPU)
- (20) H_PWRGOOD
- (21) PLTRST#(PCI_PLTRST#)





It is for debug. request vender provide 200 pcs sample.

| | | | |
|----------------------------------|-----------------------|----------------------------|---------|
| | | QUANTA COMPUTER | |
| | | Title: SMBUS BLOCK | |
| Size: | Document Number: FM9B | | Rev: 3A |
| Date: Thursday, October 01, 2009 | | Sheet: 60 | of 65 |