


- 01\_Block Diagram
- 02\_System Setting
- 04\_CPU-YONAH(HOST)
- 05\_CPU-YONAH(PWR)
- 07\_NB-945GM(HOST)
- 08\_NB-945GM(DMI & CFG)
- 09\_NB-945GM(GRAPHIC)
- 10\_NB-945GM(DDR2)
- 11\_NB-945GM(PWR)
- 12\_NB-945GM(PWR2)
- 13\_NB-945GM(GND)
- 15\_SB-ICH7M(1)
- 16\_SB-ICH7M(2)
- 17\_SB-ICH7M(3)
- 18\_SB-ICH7M(PWR)
- 20\_DDR2 SO-DIMM0
- 21\_DDR2 SO-DIMM1
- 22\_DDR2 TERMINATION
- 32\_CRT
- 33\_LVDS & INVERTER CONNECTOR
- 35\_TV OUT CONN
- 37\_THER SENSOR & FAN
- 39\_CLOCK GEN-ICS954310
- 41\_SWITCH
- 42\_DISCHARGE
- 44\_LAN-RTL8110SBL
- 45\_MDC&RJ45&RJ11
- 47\_MINI CARD
- 49\_CARD1394-R5C832(1)
- 50\_CARD1394-R5C832(2)
- 51\_4 in 1 CARD READER
- 52\_NEWCARD
- 54\_PORT BAR
- 56\_CODEC-ALC882
- 57\_AUDIO AMP & JCAK
- 59\_EC-IT8510E
- 60\_Touch Pad & KB
- 62\_USB CONN
- 64\_ISA ROM
- 66\_LED
- 68\_DC & BAT IN
- 70\_Debug CONN.
- 72\_SATA-HDD & ODD
- 74\_SREW HOLE
- 76\_TPM
- 78\_BT
- 80\_POWER\_VCORE
- 81\_POWER\_SYSTEM\_+3VO & +5VO
- 82\_POWER\_I/O\_1.5VS & 1.15VS
- 83\_POWER\_I/O\_DDR & VTT
- 84\_POWER\_I/O\_+3VAO & +2.5VS
- 87\_POWER\_CHARGER
- 89\_POWER\_DETECT
- 90\_POWER\_PROTECT
- 91\_POWER\_LOAD SWITCH
- 92\_POWER\_FLOWCHART
- 93\_POWER\_SIGNAL
- 94\_History (1)
- 95\_History (2)



**Z96Fm**

R1.0

# EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Z96J Default	EC Default
32	PWM0/GPA0	/			GPI
33	PWM1/GPA1	FAN_PWM	O	H	GPI
36	PWM2/GPA2	CLK_PWRSV#	O	H	GPI
37	PWM3/GPA3	/	I		GPI
38	PWM4/GPA4	CHG_LED_UP#	O	H	GPI
39	PWM5/GPA5	PWR_LED_UP#	O	H	GPI
40	PWM6/GPA6	/	O		GPI
43	PWM7/GPA7	LCD_BACKOFF#	O	H	GPI
153	RXD/GPB0	NUM_LED	O	L	GPI
154	TXD/GPB1	CAP_LED	O	L	GPI
162	GPB2	SCRL_LED	O	L	GPI
163	SMCLK0/GPB3	SMB0_CLK	SMCLK0		GPI
164	SMDAT0/GPB4	SMB0_DAT	SMDAT0		GPI
5	GA20/GPB5	A20GATE	GPO		GPI
6	KBRST#/GPB6	RC_IN#	KBRST#		GPI
165	GPB7	/	I		GPI
47	CLKOUT/GPC0	/	O		GPI
169	SMCLK1/GPC1	SMB1_CLK	SMCLK1		GPI
170	SMDAT1/GPC2	SMB1_DAT	SMDAT1		GPI
171	GPC3	MAIL_LED	O	L	GPI
172	TMRI0/WUI2/GPC4	/	I		GPI
175	GPC5	OP_SD#	O	H	GPI
176	TMRI1/WUI3/GPC6	BAT_IN_OC#	I	H	GPI
1	CK32KOUT/GPC7	/			GPI
26	RI1#/WUI0/GPD0	SUSB#	I		GPI
29	RI2#/WUI1/GPD1	SUSC#	I		GPI
30	LPCRST#/WUI4/GPD2	PLT_RST#	LPCRST		GPI
31	ECSCI#/GPD3	EXT_SCI#	ECSCI#	H	GPI
41	GPD4	RF_ON_SW#	O	H	GPI
42	GINT/GPD5	/			GPI
62	TACH0/GPD6	FAN0_TACH	TACH0		GPI
63	TACH1/GPD7	/			GPI
87	ADC4/GPE0	DISTP_SW#	I		GPI
88	ADC5/GPE1	/			GPI
89	ADC6/GPE2	EMAIL_SW#	I		GPI
90	ADC7/GPE3	EXPLORE_SW#	I		GPI
2	PWRSW/GPE4	PWR_SW#	PWRSW		GPI
4	WUI5/GPE5	/			GPI
24	LPCPD#/WUI6/GPE6	LID_EC#	I		GPI
25	CLKRUN#/WUI7/GPE7	/			GPI
110	PS2CLK0/GPF0	/			GPI
111	PS2DAT0/GPF1	/			GPI
114	PS2CLK1/GPF2	/			GPI
115	PS2DAT1/GPF3	/			GPI
116	PS2CLK2/GPF4	TP_CLK	PS2CLK2		GPI
117	PS2DAT2/GPF5	TP_DAT	PS2DAT2		GPI
118	PS2CLK3/GPF6	/			GPI
119	PS2DAT3/GPF7	INTERNET#	I		GPI
113	FA16/GPG0	FA16	FA16		GPI
112	FA17/GPG1	FA17	FA17		GPI
104	FA18/GPG2	FA18	FA18		GPI
103	FA19/GPG3	/			GPI
3	FA20/GPG4	THRM_CPU#	I	H	GPI
4	FA21/GPG5	/			GPI
27	LPC80HL/GPG6	PMTHERM#	O	H	GPI
28	LPC80LL/GPG7	/	I	H	GPI

06/01/23

06/01/23

# ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type	Power_Well	Default
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPIO01/REQ5#	PCI_REQ#5	I/O	Core(To:5V)	GPI
G8	GPIO02/PIRQE#	PCI_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPIO03/PIRQF#	PCI_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPIO04/PIRQG#	PCI_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPIO05/PIRQH#	PCI_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPIO06	NC	I/O	Core(To:3.3V)	GPI
AC18	GPIO07	WLAN_BT_LED_EN#		Core(To:3.3V)	GPI
E21	GPIO08	EXTSMI#	I	SUS(To:3.3V)	GPI
E20	GPIO09	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPIO10	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#/GPIO11	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPIO12	KBC_SCI#	I	SUS(To:3.3V)	GPI
E19	GPIO13	TP	I/O	SUS(To:3.3V)	GPI
R4	GPIO14	NC	I/O	SUS(To:3.3V)	GPI
E22	GPIO15	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPIO16/DPRSLPVR	PM_DPRSLPVR	O	Core(To:3.3V)	Native
D8	GPIO17/GNT5#	PCI_GNT#5	I/O	Core(To:3.3V)	GPO
AC20	GPIO18/STP_PCI#	STP_PCI#	O	Core(To:3.3V)	GPO
AH18	GPIO19/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPIO20/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPIO21/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPIO22/REQ4#	PCI_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#/GPIO23	TP	I/O	Core(To:3.3V)	Native
R3	GPIO24	NC	I/O	SUS(To:3.3V)	GPO
D20	GPIO25	NC	I/O	SUS(To:3.3V)	GPO
A21	GPIO26/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPIO27/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPIO28/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
D3	GPIO29/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPIO30/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPIO31/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPIO33/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPIO34/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPIO35	NC	I/O	Core(To:3.3V)	GPO
AH19	GPIO36/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPIO37/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPIO38	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPIO39	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#/GPIO48	PCI_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPIO49/CPUPWRGD	H_PWRGD	O	V_CPU_IO	Native

<< Kennedy\_Zhang >>

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A2 )
Thermal Sensor	01001100 ( 4C )


PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	B
1394	AD17	0	A
LAN	AD23	2	C



<Variant Name>

<b>ASUS</b>		Title : <Title>	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet	2 of 96


<< Kennedy\_Zhang >>

<Variant Name>


		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet 3 of 96	



**AGTL+ I/O Voltage Reference**




**Default Strapping When Not Used**




BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

**AGTL+ I/O Buffer Compensation**



**Layout Note:**  
 Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".  
 Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".  
 Comp[3:0] at least 25 mils away from any other toggling signal.  
 27.4 ohm connects with an ~18mil wide trace to comp0.  
 54.9 ohm connect with 5mil-wide to comp1

*Kennedy Zhang*








CPU +VCORE  
Bulk-Decoupling  
Capacitors

CPU +VCORE  
Mid-Frequency  
Capacitors

CPU +VCCP  
Decoupling  
Capacitors

CPU +VCCA  
Decoupling  
Capacitors

Kennedy\_Zhang




+VCORE Mid-Frequency Capacitor  
Intel: 22UF \*32  
R1F: 10UF \*16

+VCCP Decoupling Capacitor  
Intel: 270UF \*1, 0.1UF \*6  
R1F: 220UF \*1, 0.1UF \*4

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet 6 of 96	


**RCOMP**

For Calibrating the FSB I/O Buffer




**SCOMP**

For Slew Rate Compensation on the FSB




**Voltage Swing**


For Providing a Reference Voltage to The FSB RCOMP circuits



Signal voltage level =  
0.3125\*VCCP  
Trace should be 10 mil wide  
with 20 mil spacing



**AGTL+ I/O Voltage Reference**



Layout Note:  
0.1uF should be placed 100mils or less from GMCH pin.

<Variant Name>

### GMCH Strapping

#### CFG5 : DMI Strap

- 0 = DMI x2
- 1 = DMI x4 (D)



#### CFG[13:12] : GMCH Test Mode

- 00 = Partial CLK Gating Disable
- 01 = XOR Mode Enable
- 10 = All Z Mode Enable
- 11 = Normal Operation (D)

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

#### CFG7 : CPU Strap

- 0 = DT/Transpotable CPU
- 1 = Mobile CPU (D)



#### CFG15 : ICH RESET Disable

- 0 = ICH Reset Disable
- 1 = Normal Operation (D)




#### CFG9 : PCIE Graphic Lane

- 0 = Reverse Lane
- 1 = Normal Operation (D)



#### CFG16 : FSB Dynamic ODT

- 0 = Dynamic ODT Disable
- 1 = Dynamic ODT Enable (D)




#### CFG10 : HOST PLL VCO Select

- 0 = Reserved
- 1 = Mobility (D)



#### CFG18 : VCC Select

- 0 = 1.05V (D)
- 1 = 1.5V



#### CFG11 : PSB 4x CLK Enable

- 0 = 4x Enable
- 1 = 8x Enable (D)




#### CFG19 : DMI Lane Reversal


- 0 = Normal Operation (D)
- 1 = Lanes Reversed




Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.




Layout Note:  
Route as short as possible









Max=500mil Zo=37.5 Ohm  
Chip to 150 Ohm R









<< Kennedy\_Zhang >>

<Variant Name>


<b>ASUS</b>		<b>Title : NB-945GM(PWR)</b>	
ASUSTeK COMPUTER INC.		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>Z96Fm</b>	1.0	
Date: Monday, September 18, 2006		Sheet	11 of 96



Kennedy Zhang






<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>


<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	14	of 96



R1.02 change to SMD

05/12/30, refer 296J R1.01 to change connector



Request of CSC for CMOS clear function


RTC# RC delay should be 18ms~25ms

Place Near the Open Door

ACZ_SDIN0	CODEC
ACZ_SDIN1	MODEM


ACZ_BCLK	U1
ACZ_SYNC	U2
ACZ_RST#	U3
ACZ_SDOUT	T147

30, change R56 from 8.2k to 10k






06/03/31 Add C803-805, and need to be closed ICH7







05/12/30, refer Z96J R1.01 to delete and change net name from VRMPWRGD to VRM\_PWRGD.



05/12/30, refer Z96J R1.01 to change net name from VRMPWRGD to VRM\_PWRGD




05/12/30, refer Z96J R1.01

PCB\_VID3: PROJECT CODE

<Variant Name>


<b>ASUS</b>		<b>Title : SB-ICH7M(3)</b>	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	<b>Z96Fm</b>	1.0	
Date: Monday, September 18, 2006		Sheet 17 of 96	



USE	USE	USE
A4	Vss1	P28
A23	Vss2	R1
B1	Vss3	R11
B8	Vss4	R12
B11	Vss5	R13
B14	Vss6	R14
B17	Vss7	R15
B20	Vss8	R16
B26	Vss9	R17
B28	Vss10	R18
C2	Vss11	T6
C6	Vss12	T12
C27	Vss13	T13
D10	Vss14	T14
D13	Vss15	T15
D18	Vss16	T16
D21	Vss17	T17
D24	Vss18	U4
E1	Vss19	U12
E2	Vss20	U13
E4	Vss21	U15
E8	Vss22	U16
E15	Vss23	U17
F3	Vss24	U24
F4	Vss25	U25
F5	Vss26	U26
F12	Vss27	U27
F27	Vss28	V2
F28	Vss29	V13
G1	Vss30	V15
G2	Vss31	V24
G5	Vss32	V27
G6	Vss33	V28
G9	Vss34	W6
G14	Vss35	W24
G18	Vss36	W25
G21	Vss37	W26
G24	Vss38	Y3
G25	Vss39	Y24
G26	Vss40	Y27
H3	Vss41	Y28
H4	Vss42	AA1
H5	Vss43	AA24
H24	Vss44	AA25
H27	Vss45	AA26
H28	Vss46	AB4
H29	Vss47	AB6
J1	Vss48	AB11
J2	Vss49	AB14
J5	Vss50	AB19
J24	Vss51	AB23
J25	Vss52	AB24
J26	Vss53	AB27
K24	Vss54	AC2
K27	Vss55	AC5
K28	Vss56	AC9
L13	Vss57	AC11
L15	Vss58	AD1
L24	Vss59	AD7
L25	Vss60	AD8
L26	Vss61	AD11
M3	Vss62	AD15
M4	Vss63	AD19
M5	Vss64	AE1
M12	Vss65	AE23
M13	Vss66	AE24
M14	Vss67	AE25
M16	Vss68	AE28
M17	Vss69	AE34
M24	Vss70	AF8
M27	Vss71	AF11
M28	Vss72	AF13
N1	Vss73	AF18
N2	Vss74	AG1
N5	Vss75	AG21
N6	Vss76	AG24
N11	Vss77	AG25
N12	Vss78	AH1
N13	Vss79	AH3
N14	Vss80	AH17
N15	Vss81	AH19
N16	Vss82	AH22
N17	Vss83	AH23
N18	Vss84	AG1
N24	Vss85	AG3
N25	Vss86	AG7
N26	Vss87	AG11
P3	Vss88	AG14
P4	Vss89	AG17
P12	Vss90	AG20
P13	Vss91	AG25
P14	Vss92	AH1
P15	Vss93	AH3
P16	Vss94	AH17
P17	Vss95	AH19
P24	Vss96	AH22
P27	Vss97	AH23
ICH7M	Vss98	AH27
	Vss99	
	Vss100	



<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet 19 of 96	

M\_A\_DQ[63:0] 10



REV Type



DDR\_DIMM\_200P

M\_B\_DQ[63:0] 10




STD Type



<Kennedy\_Zhang>

<Variant Names>


<b>ASUS</b>		<b>Title : DDR2 SO-DIMM1</b>	
ASUSTeK COMPUTER INC. N81		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	21	of 96



*<< Kennedy\_Zhang >>*

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet 23	of 96	

5

4

3

2

1

D

D

C

C

B

B

A

A

<< Kennedy\_Zhang >>

<Variant Name>

Title <Title>		
Size A	Document Number Z96Fm	Rev 1.0
Date:	Monday, September 18, 2006	Sheet 24 of 96

5

4

3

2

1



5

4

3

2

1

D

D

C

C

B

B

A

A

<< Kennedy\_Zhang >>

<Variant Name>

Title		
<Title>		
Size	Document Number	Rev
A	Z96Fm	1.0
Date:	Monday, September 18, 2006	Sheet 25 of 96

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<< Kennedy\_Zhang >>

<Variant Name>

Title		
<Title>		
Size	Document Number	Rev
A	Z96Fm	1.0
Date:	Monday, September 18, 2006	Sheet 26 of 96

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<< Kennedy\_Zhang >>

<Variant Name>

Title <Title>		
Size A	Document Number Z96Fm	Rev 1.0
Date:	Monday, September 18, 2006	Sheet 27 of 96

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<< Kennedy\_Zhang >>

<Variant Name>

Title <Title>		
Size A	Document Number Z96Fm	Rev 1.0
Date:	Monday, September 18, 2006	Sheet 28 of 96

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<< Kennedy\_Zhang >>

<Variant Name>

Title		
<Title>		
Size	Document Number	Rev
A	Z96Fm	1.0
Date:	Monday, September 18, 2006	Sheet 29 of 96

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<< Kennedy\_Zhang >>

<Variant Name>

Title <Title>		
Size A	Document Number Z96Fm	Rev 1.0
Date:	Monday, September 18, 2006	Sheet 30 of 96

5

4

3



2

1


<< Kennedy\_Zhang >>

<Variant Name>


		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size	Project Name		Rev
Custom	<b>Z96Fm</b>		1.0
Date:	Monday, September 18, 2006	Sheet	31 of 96



Add CRT DDC Power / Fuse and Diode,  
05/12/22



<< Kennedy\_Zhang >>



PLACE ESD Diodes near VGA port


06/03/03 change HSYNC/VSYNC  
ESD power rail from +5v to +3v

ASUS		Title : CRT	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	32	of 96




# LCD Backlight Control

## LCD Power






Cable Requirement:  
 Impedence: 100 ohm +/- 10%  
 Length Mismatch <= 10 mills  
 Twisted Pair(Not Ribbon)  
 Maximum Length <= 16"

# LCD LVDS Interface




## INVERTER Interface/Speaker CONN.

BIOS  
 BACK\_OFF#: When user push "Fn+F7" button, BIOS active this pin to turn off back light.



05/12/30 refer 296J R1.01 to remove HW panel ID setting




<Variant Name>


<b>ASUS</b>		<b>Title :LVDS &amp; INVERTER</b>	
ASUSTeK COMPUTER INC		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>Z96Fm</b>	1.0	
Date: Monday, September 18, 2006	Sheet	33	of 96

<< Kennedy\_Zhang >>


<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet 34 of 96	

# TV OUT





PLACE ESD Diodes near TV port



2005/12/29

1. ADD FAR END TERMINATOR RESISTOR 150R.
2. CHANGE FILTER CAP TO 5.6PF

2006/05/05 R2.2G Short pin5, 6




<< Kennedy\_Zhang >>

<Variant Name>


<b>ASUS</b>		<b>Title : TV OUT &amp; DVI CON.</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size	Project Name	Rev	
Custom	<b>Z96Fm</b>	1.0	
Date: Monday, September 18, 2006		Sheet	35 of 96

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	36	of 96

# Thermal Sensor




Route H\_THERMDA and H\_THERMDC on the same layer



-----OTHER SIGNALS  
 =====GND  
 15 mils  
 =====H\_THERMDA(10 mils)  
 10 mils  
 =====H\_THERMDC(10 mils)  
 10 mils  
 =====GND  
 15 mils  
 -----OTHER SIGNALS

Avoid FSB,Power

# DC FAN Control




<< Kennedy\_Zhang >>




CPU FAN will be forced on:  
 1) Thermal Sensor Over-temperature  
 2) WATCHDOG asserted by EC

<< Kennedy\_Zhang >>






<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom			1.0
Date: Monday, September 18, 2006		Sheet	38 of 96







In Intel CK-410M CRB schematics; R127, R132 use 2.2 Ohm and R128 uses 1 Ohm.

- CLK\_MCH\_BCLK R260 1 2 49.90hm 1%
- CLK\_MCH\_BCLK# R261 1 2 49.90hm 1%
- CLK\_CPU\_BCLK R262 1 2 49.90hm 1%
- CLK\_CPU\_BCLK# R263 1 2 49.90hm 1%
- CLK\_ITP\_BCLK R264 1 2 49.90hm 1%
- CLK\_ITP\_BCLK# R265 1 2 49.90hm 1%
- CLK\_PCIE\_MINICARD R268 1 2 49.90hm 1%
- CLK\_PCIE\_MINICARD# R269 1 2 49.90hm 1%
- CLK\_CPU\_BCLK 4 R271 1 2 49.90hm 1%
- CLK\_CPU\_BCLK# 4 R273 1 2 49.90hm 1%
- CLK\_ITP\_BCLK 4 R275 1 2 49.90hm 1%
- CLK\_ITP\_BCLK# 4 R276 1 2 49.90hm 1%
- CLK\_PCIE\_ICH R276 1 2 49.90hm 1%
- CLK\_PCIE\_ICH# R279 1 2 49.90hm 1%
- CLK\_SATA\_ICH R282 1 2 49.90hm 1%
- CLK\_NEWCARD\_REQ# 52 R284 1 2 49.90hm 1%
- CLK\_MCH\_3GPLL R288 1 2 49.90hm 1%
- CLK\_MCH\_3GPLL# R290 1 2 49.90hm 1%
- CLK\_LCD\_SSCG R5786 1 2 49.90hm 1%
- CLK\_LCD\_SSCG# R5787 1 2 49.90hm 1%
- CLK\_UMA\_96M R5788 1 2 49.90hm 1%
- CLK\_UMA\_96M# R5789 1 2 49.90hm 1%
- CLK\_PCIE\_ESATA R5812 1 2 49.90hm 1%
- CLK\_PCIE\_ESATA# R5813 1 2 49.90hm 1%




BCLK	FSB	BSEL	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




<< Kennedy\_Zhang >>

<Variant Name>


		<b>Title :</b> Schematic page name	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
Custom		1.0	
Date:	Monday, September 18, 2006	Sheet	40 of 96







06/03/09 Change  
 SW1-4, SW6-7 to  
 12G09103004P


**SHUT\_DOWN# / RESET#**



*<< Kennedy\_Zhang >>*



<Variant Name>





<Variant Name>

<b>ASUS</b>		<b>Title : DISCHARGE &amp; EMI CAP</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	42	of 96

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet 43 of 96	



	RTL8100C	RTL8110S Flora	RTL8110SB	
AVDDH	N/A	3.3AVDD	3.3AVDD	PIN 10/120
V_12P	2.5AVDD	N/A	3.3AVDD	PIN 12
AVDDL	3.3AVDD	2.5AVDD	2.5AVDD	PIN 3/7/20/16
V_DAC	N/A	2.5AVDD	2.5AVDD	
DVDD	2.5VDD	1.8VDD	1.2VDD	PIN 24/32/45/54/64
DVDD_A	N/A	1.8AVDD	1.2AVDD	7/8/9/110/716
				PIN 126

\*All termination resistors should be near chip

C731	0.01UF/16V	/X	R5743	2	49.90hm	1%	/X	MDI0P	MDI0P
C733	0.01UF/16V	/X	R5744	2	49.90hm	1%	/X	MDIN0	MDIN0
C734	0.01UF/16V	/X	R5745	2	49.90hm	1%	/X	MDIP1	MDIP1
C735	0.01UF/16V	/X	R5746	2	49.90hm	1%	/X	MDIN1	MDIN1
			R5747	2	49.90hm	1%	/X	MDIP2	MDIP2
			R5748	2	49.90hm	1%	/X	MDIN2	MDIN2
			R5749	2	49.90hm	1%	/X	MDIP3	MDIP3
			R5750	2	49.90hm	1%	/X	MDIN3	MDIN3

PCI Device	IDSEL#	REQ/GNT#	Interrupts
LAN	AD23	2	C

<Variant Name>




**Title : LAN RTL810SBL**

ASUSTeK COMPUTER INC Engineer: **Mike Lee**



Size	Project Name	Rev
Custom	<b>Z96Fm</b>	1.0

Date: Monday, September 18, 2006 Sheet 44 of 96



MDC CONN.



05/12/30 refer Z96J R1.01 to change connector



<< Kennedy\_Zhang >>





<Variant Name>

<b>ASUS</b>		<b>Title : RJ45&amp;RJ11</b>
ASUSTeK COMPUTER INC.		Engineer: Mike Lee
Size	Project Name	Rev
Custom	Z96Fm	1.0
Date: Monday, September 18, 2006	Sheet	45 of 96

<< Kennedy\_Zhang >>


<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet 46	of 96




Kennedy\_Zhang >>

2006/03/31



MINI CARD NUT(4.2mm) \*2




<Variant Name>


<b>ASUS</b>		<b>Title : MINICARD</b>	
ASUSTeK COMPUTER INC.		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>Z96Fm</b>	1.0	
Date: Monday, September 18, 2006		Sheet	47 of 96

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	48	of 96





PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	B
1394	AD17	0	A


<Variant Name>

**Title :CARD1394-R5C832(1)**




ASUSTeK COMPUTER INC. MB6 **Engineer: Mike Lee**

Size	Project Name	Rev
Custom	<b>Z96Fm</b>	1.0



Date: Monday, September 18, 2006 Sheet 49 of 96





<< Kennedy\_Zhang >>




<< Kennedy\_Zhang >>






!! ExpressCard Standard 1.0:  
 Change Pin7 from RESERVED to SMBCLK  
 Change Pin8 from SMBCLK to SMBDATA  
 Change Pin9 from SMBDATA to +1.5V






NewCard Header




« Kennedy\_Zhang »







NewCard Ejector



<< Kennedy\_Zhang >>

<Variant Name>


		<b>Title :</b> <Title>
ASUSTeK COMPUTER INC		<b>Engineer:</b> <i>Mike Lee</i>
Size A	Project Name <b>Z96Fm</b>	Rev 1.0
Date: <b>Monday, September 18, 2006</b>		Sheet <b>53</b> of <b>96</b>



<< Kennedy\_Zhang >>

<Variant Name>


		<b>Title : BLANK</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size	Project Name		Rev
Custom	<b>Z96Fm</b>		1.0
Date: Monday, September 18, 2006		Sheet	55 of 96




**Internal MIC & AMP\_SHDN# ACTIVE/INACTIVE support**

by:	HW	DRIVER
R5854	NU	STUFF
R5856		
Q6122		
Q6123		
Q6124		
R5850	STUFF	NU
R5853		
R5855		
R5857		
U30	NO	ENABLE
GPIO1	NEED	
FUNCTION		







SAIN1	GAIN0	
0	0	6db
0	1	10db
1	0	15.6db
1	1	21.6db









To Internal Speaker Connector



**Internal MIC & AMP\_SHDN# ACTIVE/INACTIVE support by:**

	HW	DRIVER
Q77	NU	STEEP
D65	STUFF	NU




**ASUS** Title : **AUDIO AMP & JACK**  
 ASUSTeK COMPUTER INC. N81 Engineer: **Mike Lee**


Size	Project Name	Rev
Custom	<b>Z96Fm</b>	1.0

Date: Monday, September 18, 2006 Sheet 57 of 96

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet	58 of 96



Kenny Zhang

05/12/30 refer 296J R1.01








<b>ASUS</b>		<b>Title : EC-IT8510E</b>	
ASUSTeK COMPUTER INC. N81		Engineer: Mike Lee	
Size	Project Name	Custom	Rev
	<b>Z96Fm</b>		1.0
Date: Monday, September 18, 2006	Sheet	59	of 96

HW STRAP FOR ENE3910

# For Touch-Pad

# For Keyboard

05/12/29 ESD DIODE PIN SWAPPED






*Kennedy\_Zhang*

<b>ASUS</b>		<b>Title : Touch Pad &amp; KB</b>	
ASUSTeK COMPUTER INC. MB6		Engineer: <b>Mike Lee</b>	
Size A4	Project Name <b>Z96Fm</b>	Date: <b>Monday, September 18, 2006</b>	Rev 1.0
Date: <b>Monday, September 18, 2006</b>		Sheet	60 of 96



<< Kennedy\_Zhang >>

<Variant Name>




		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	61	of 96



2006/03/31 add protect circuit




« Kennedy\_Zhang »




ASUS		Title : USB CONN	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	62	of 96

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	63	of 96


# ISA ROM



## EC Hardware Strapping

### FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset

### FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




### FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS



<< Kennedy\_Zhang >>




<Variant Name>

<b>ASUS</b>		<b>Title :ISA ROM</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Mike Lee</i>	
Size	Project Name	Rev	
Custom	<b>Z96Fm</b>	1.0	
Date: Monday, September 18, 2006	Sheet	64	of 96




<< Kennedy\_Zhang >>

<Variant Name>


		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet 65 of 96	

# For LED


## For SATA/IDE LED




## for Num Lock




## for Cap. Lock




## for Scroll Lock




## For POWER LED




## For BATTERY LED



## for email



## For WireLess LED




Kennedy Zhang

<Variant Name>


<b>ASUS</b>		<b>Title : LED</b>	
ASUSTeK COMPUTER INC		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>Z96Fm</b>	1.0	
Date: Monday, September 18, 2006	Sheet	66	of 96

<< Kennedy\_Zhang >>


<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet	67 of 96

# DC IN




# BAT IN




<< Kennedy\_Zhang >>

# Without Battery & Pull out Adapter




<< Kennedy\_Zhang >>



<Variant Name>

		Title : *	
ASUSTeK COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size	Project Name		Rev
Custom	<b>Z96Fm</b>		1.0
Date: Monday, September 18, 2006		Sheet	69 of 96

For Debug




2006/04/04 Add Stitch caps



2006/04/08 Add Stitch caps

<< Kennedy\_Zhang >>



2006/04/10 Add Stitch caps

<Variant Name>

<b>ASUS</b>		<b>Title : Debug CONN.</b>	
ASUS <sup>®</sup> COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size	Project Name	Rev	
Custom	<b>Z96Fm</b>	1.0	
Date: Monday, September 18, 2006	Sheet 70 of 96		

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z96Fm	1.0	
Date: Monday, September 18, 2006	Sheet	71	of 96









<< Kennedy\_Zhang >>

<Variant Name>


		Title : <b>Blank</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <b>Mike Lee</b>	
Size	Project Name		Rev
Custom	<b>Z96Fm</b>		1.0
Date: <b>Monday, September 18, 2006</b>		Sheet	73 of 96





<< Kennedy\_Zhang >>

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet	75 of 96

For TPM Module



TPM MODULE NUT(3.0mm) \*1

<< Kennedy\_Zhang >>

<Variant Name>


<b>ASUS</b>		<b>Title : TPM</b>
ASUSTeK COMPUTER INC		Engineer: <b>Mike Lee</b>
Size	Project Name	Rev
Custom	<b>Z96Fm</b>	1.0
Date: Monday, September 18, 2006	Sheet 76 of 96	

<< Kennedy\_Zhang >>



<Variant Name>

		Title: schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet	77 of 96

For Bluetooth



For Side SW




<< Kennedy\_Zhang >>


<Variant Name>

<b>ASUS</b>		<b>Title : Blue Tooth</b>
ASUSTeK COMPUTER INC		Engineer: <i>Mike Lee</i>
Size	Project Name	Rev
Custom	<b>Z96Fm</b>	1.0
Date: Monday, September 18, 2006	Sheet 78 of 96	

<< Kennedy\_Zhang >>

<Variant Name>

		Title : Schematic page name	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z96Fm		1.0
Date: Monday, September 18, 2006		Sheet 79	of 96



59 CPU\_VRON  $\Rightarrow$  10mil 1 2 10mil  
**CPU\_VRON = 1, Vcore Regulator Enabled**

8,17 PM\_DPRSLPVR  $\Rightarrow$  10mil 1 2 10mil  
**PM\_DPRSLPVR = 1, CPU Deeper Sleep Mode is enabled**

17,39 STP\_CPU#  $\Rightarrow$  10mil 1 2 10mil  
**STP\_CPU# = 0, CPU is in Deeper Sleep Mode**

39 CLK\_EN#  $\Rightarrow$  10mil 1 2 10mil  
**CLK\_EN# = 0, Enable Clock Gen To Clock Gen**

8,17,59,90 VRM\_PWRGD  $\Rightarrow$  10mil 1 2 10mil  
**VRM\_PWRGD = 1, Vcore Power OK To NB**

4 PM\_PSI#  $\Rightarrow$  10mil 1 2 10mil  
**PSI# = 0, Light Load (1-phase) From CPU**

59,82 MCH\_OK  $\Rightarrow$  10mil 1 2 10mil  
**MCH\_OK = 1, NB Core Power & VCCP Power are OK From +1.15V Regulator**

From CPU; for CPU remote sense




From CPU; for CPU remote sense

Put PJP5000 & PJP5001 close to CPU

OCP Set : PR5030

AC Transient : PC5028 & PC5029

Loadline Droop : PR5050 & PR5049



CPU	Parts	Values
Yonha	PCE5002 PCE5003	220UF/2V 11G08D222795
Merom	PCE5006 PCE5007	330UF/2V 11G08D337791

-Variant Name-

**Title : POWER\_VCORE**


ASUSTeK COMPUTER INC Engineer:

Size Project Name  
 Custom **Z96F**


Date: Monday, September 18, 2006 Sheet 80 of 96

Rev 2.2G






Net	Width	Net	Width
3V_5V_DDR#	10mil	AC_BAT_SYS	Shape
3V_5V_EN	10mil	+5VAO	25mil
3V_5V_PWRGD	10mil	+3VO_FB	10mil
3V_5V_VIN	25mil	+3VO_COMP	10mil
+5VO_FB	10mil	+3VO_SS	15mil
+5VO_COMP	10mil	+3VO_BOOT	25mil
+5VO_SS	15mil	+3VO_HG	25mil
+5VO_BOOT	25mil	+3VO_HG_R	25mil
+5VO_HG	25mil	+3VO_LG	25mil
+5VO_HG_R	25mil	+3VO_PHASE	Shape
+5VO_LG	25mil	+3VO_SUR	Shape
+5VO_PHASE	Shape	+3VO_OC	15mil
+5VO_SUR	Shape	+12VSUS_ADJ	10mil
+5VO_OC	15mil	+5VDRV	25mil



**+1.05VO / 10A**



**+1.5VO / 6.5A**



+1.5VO for NB, SB, CPU VCCA  
+1.5VS

+1.05VO  
+VCCP

for NB Core, SB Core, CPU VCCP  
VGA Core, VGA +1.2VSP

*< Kennedy\_Zhang >*


2006/03/08 EMI solution



Net	Width	Net	Width
1.05V_1.5V_VCC	25mil	+1.5VO_SS	15mil
1.05V_1.5V_PWRGD	10mil	AC_BAT_SYS	Shape
1.05V_1.5V_VIN	25mil	+1.05VO_EN	10mil
+1.5VO_EN	10mil	+1.05VO_LG	25mil
+1.5VO_LG	25mil	+1.05VO_HG	25mil
+1.5VO_HG	25mil	+1.05VO_PHASE	Shape
+1.5VO_PHASE	Shape	+1.05VO_BOOT	25mil
+1.5VO_BOOT	25mil	+1.05VO_MODSEL	10mil
+1.5VO_MODSEL	10mil	+1.05VO_CS	10mil
+1.5VO_CS	10mil	+1.05VO_FB	10mil
+1.5VO_FB	10mil	+1.05VO_OCSET	25mil
+1.5VO_OCSET	15mil	+1.05VO_SS	15mil
+1.5VO_SUR	Shape	+1.05VO_SUR	Shape




<Variant Name>

**ASUS** Title: POWER\_VO\_1.5VS & 1.05VS  
 ASUSTeK COMPUTER INC. Engineer:  
 Size: Project Name  
 Custom: Z96Fm  
 Date: Monday, September 18, 2006 Sheet: 82 of 96




<< Kennedy\_Zhang >>

Net	Width	Net	Width
+1.8V_EN	10mil	+1.8V_BOOT	25mil
+1.8V_VTT	Shape	+1.8V_COMP	10mil
+0.9V_EN	10mil	+1.8V_HG_R	25mil
+0.9V_VTT	Shape	+1.8V_LG_R	25mil
+0.9V_FB	10mil	+1.8V_HG	25mil
+1.8V_VTTREF	10mil	+1.8V_LG	25mil
VTTREF	15mil	+1.8V_PHASE	Shape
FPWM#	10mil	+1.8V_SUR	Shape
VCCA	10mil	+1.8V_FB	10mil
DDR_PWRGD	10mil	+1.8V_SS	15mil
OC_VDDQ	15mil	AC_BAT_SYS	Shape



<< Kennedy\_Zhang >>

+2.5VS / 2A



<Variant Name>

<< Kennedy\_Zhang >>

<Variant Name>

		<b>Title :</b> POWER_VGA_CORE & RAM
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>Z96Fm</b>	1.0
Date: Monday, September 18, 2006	Sheet 85	of 96

5

4

3

2

1

D

D

C

C

B

B

A

A

<< Kennedy\_Zhang >>

<Variant Name>

Title <Title>		
Size A	Document Number Z96Fm	Rev 1.0
Date:	Monday, September 18, 2006	Sheet 86 of 96

5

4

3

2

1

**Setting the Adapter Input Current Limit**

Adapter lin(max) =  $[0.075V/R_{sense}(ADin)] * [V_{CLS}/V_{REF}]$   
 VCLS = 2.865V

**Adaptor Max. Current :**  
 PR5714 = 178K; Ilimit = 4.5A; 90W  
 PR5714 = 47K; Ilimit = 3.5A; 65W

**Setting the Charge Voltage**

$V_{batt} = Cell * \{ V_{ref} + (V_{CTL} - 1.8V) / 9.52 \}$   
 VCTL = 1.588V => Vbatt = 4.2V

**Setting the Charge Current**


Charge Current Ichg =  $[0.075V/R_{sense}(CHG)] * [V_{ICTL}/3.6V]$   
 Rsense(CHG) = 15m Ohm

**Pre-Charging Mode :**  
 Precharging current = 148 ~ 152mA  
 Vctlr = 0.107V ~ 0.109V

**Battery Cell Selection :**  
 BATSEL\_2P# = 0, 3 Cells; Vctlr = 2.084V  
 => Icharge = 1.6933A  
 BATSEL\_2P# = 0, 6 or 9 Cells; Vctlr = 2.111V  
 => Icharge = 2.9329A

Mode pin : Vmode > 2.8V (try to LDO pin) ----> 4 Cells  
 2.0 > Vmode > 1.6V (floating) ----> 3 Cells  
 0.8 > Vmode (try to GND) ----> Learning mode  
 VICTL < 0.8V or DCIN < 7V --> Charger Disable

MAX8725\_REF : 4.2235V  
 MAX8725\_LDO : 5.4V



**POWER PATH & BAT\_LEARN**

**Battery Voltage**

*Copyright Zhang*

<< Kennedy\_Zhang >>

<Variant Name>


		<b>Title :</b> POWER_PIC
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>Z96Fm</b>	1.0
Date: Monday, September 18, 2006		Sheet 88 of 96





REMOVE BATTERY IN DETECT

<< Kennedy\_Zhang >>



**+5VLCM / +5VCHG**



## Power Good Detector





## SUSC#\_PWR POWER




## SUSB#\_PWR POWER

*<< Kennedy\_Zhang >>*




<Variant Name>

<b>ASUS</b>		<b>Title :</b> POWER_LOAD SWITCH
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
Custom	Z96Fm	1.0
Date: Monday, September 18, 2006	Sheet	91 of 96



« Kennedy Zhang »



<< Kennedy\_Zhang >>

0106

CIRCUIT UPDATED HISTORY

Rev	Date	Description
<b>1.00G</b>	2006/01/10 1430	Initial release, revision 0.1
	2006/01/11 2100	1. Change NB(U2) part number from 02G010009100 to 02G10009205 2. Change SB(U3) part number from 02G010008800 to 02G10007741 3. Change RN77, RN78 signals. 4. Swap EC(U35) pin33/36/37 signals from CLK_PWRSERVE# / T85 / FAN_PWM to FAN_PWM / CLK_PWRSERVE# / T85. 5. Change power circuit page 81, 82, 83, 87 (refer Z96F_R01_0111_P.DSN) 6. Delete T139-T141, T143-T146 7. Swap Network resistor signals for layout routing.
	2006/01/12 0922	1. Swap L84, L108, L115 signals for layout routing. 2. Change power circuit page 84 (refer Z96F_R01_0111_P1.DSN) 3. Delete T142.
	2006/01/13 1509	1. Add C757 for EMI request. 2. Modify page2 EC GPIO setting notice table. 3. Swap Network resistor signals for layout routing. 4. Change PR4724 PU from MAX8725_LDO to +3VA_EC. 5. Remove AC_APR_UC# from U35.28 to U35.172 6. Delete H41-46
	2006/01/14 1301	1. Delete: R413-R415, R417, F3, C508, R534, R303, R305, RN73-RN76, R5732-R5736. 2. NU(not use): C755, R5765, R5766, R5764, R5768, C71, R47, C513, C514, C707,C708, C517, C524, C526, C568, C642, C741, C744, C745, C726, C706, C404. 3. page32, change RGB far end terminator from Resistor(R5759/R5761/R5763) to Network Resistor(RN79). 4. page35, change TV_OUT signal far end terminator from Resistor(R5755-R5757) to Network Resistor(RN80). 5. page42, change discharge resistor from Resistor(R5774-R5783) to Network Resistor(RN81-RN83). 6. Change RN77 signal. 7. Change 25MHz X'tal (X7) to 07G010Q12500. 8. Change Thermal IC U16 to SOP (06G023026011) 9. Change 0.1UF/25V cap from X7R +/-10% to Y5V+80-20%: C757, C643, C646, C649, C652
	2006/01/16 1530	1. Change power circuit page 80, 81, 82, 83 (refer Z96F_R00_0116_P.DSN) 2. Change X1, X6 package to same as Z84F.
	2006/01/17 1046	1. Swap Network resistor signals for layout routing. 2. Change Codec ALC882(U30) part number from 02G611001300 to 02G611001310.
	2006/01/17 2038	1. Change power circuit page 80, 83 (refer Z96F_R01_0117_P.DSN) 2. Add Network Resistor RN84, RN85(NU, reserved) to block VGA signal between CRT and PortBar connector( EMI request) .
	2006/01/18 1103	1. Swap Network resistor RN81, RN83 signals for layout routing. 2. Stuff C755. 3. NU: C115, C116, R304, R306, R282, R284, R5796, CN10, C655, C656. 4. Add 3 0ohm resistor R5805(NU), R5806, R5807 for SATA function disable.

Rev	Date	Description
	2006/01/18 1645	1. Change power circuit page 81, 82, 83, 84, 87 (refer Z96F_R01_0118_P.DSN) 2. Swap PCIE clock (NEWCARD & MCH_3GPLL) for layout routing. 3. Swap Network resistor RN58, RN77, RN78, RN84, RN85 signals for layout routing.
	2006/01/19 1145	1. Swap Network resistor RN18, RN82, RN85 signals for layout routing. 2. Change U1 (CPU) ,U2 (North Bridge) ,U3 (South Bridge) to Note Book parts.
	2006/01/19 2127	1. Change power circuit page 81 (refer Z96F_R01_0119_P.DSN)
	2006/01/20 1735	1. DEL PORT_BAR. 2. Add an ESATA (page54) and an USB port. 3. Change CON27.47, CON27.48 / CON26.25, CON26.26 / CON28.54, CON28.53 to NC 4. Connect H35-H40, H62, H63 to GND
	2006/01/23 1005	1. Change power circuit page 80- 84, 87, 91 (refer Z96F_R01_0120_P.DSN) 2. DEL RN84, RN85, R5719-R5726.
	2006/01/23 1714	1. Change power circuit page 84, 87, 91 (refer Z96F_R01_0120_P1.DSN) 2. Change ESATA1/ CON42 connector to NB part. 3. Change EC(U35) pin 28 from T174 to AC_APR_UC# signal. 4. Change EC(U35) pin 174 signal from AC_APR_UC# to AC_OK# signal. 5. Add a N-MOS(Q6118) to invert AC_OK signal.
	2006/01/24 1030	1. Change RN53, RN54, RN81-RN83 from 0402 to 0603. 2. Add C764-765, R5812-5815 for ESATA. 3. Add D59, Q6119 to switching XD card power. 4. Change CON21 signal. 5. Change U35.89/RN41.1/SW3.1/SW3.2 signal from EXPLORE_SW# to PWR4GEAR#. 6. Change power circuit page 81 (refer Z96F_R01_0124_P.DSN) 7. Swap Network resistor RN18, RN79, RN78, L115 signals for layout routing. 8. Change page 93 +5VA signal name to +5VAO.
	2006/01/25 1425	1. Change RN70, RN71, RN79, RN80 to LF parts. 2. Change PU5700.6 signal name to AC_OK.
	2006/01/25 2110	1. Swap Network resistor RN33, RN53, RN70, RN79, RN80 signals for layout routing. 2. Change T2R2 to 10M ohms.
	2006/01/26 1822	Change Revision to 1.00G
	2006/02/13 1536	Change C764, C765, C118-C121 from Y5V to X7R Change T2C25, T2C26 from Y5V to X7R
	2006/02/17 1639	Modify Block Diagram

Kennedy Zhang

<Variant Name>

		<b>Title : History(1)</b>	
ASUSTek COMPUTER INC		Engineer: <b>Mike Lee</b>	
Size	Project Name		Rev
Custom	<b>Z96Fm</b>		1.0
Date: <b>Monday, September 18, 2006</b>		Sheet	94 of 96

CIRCUIT UPDATED HISTORY(2)

Rev	Date	Description
1.01G	2006/02/27 1100	<ol style="list-style-type: none"> <li>Change R5710 to NU</li> <li>Add R5816(NU)</li> <li>Change page54 ESATA power from +VRAM to +1.8V</li> <li>Change C717, C718 connection.</li> <li>Swap INTERNAL MIC R/L.</li> <li>Stuff R47 (10M ohms).</li> <li>Change Rev to 1.01G</li> </ol>
	2006/03/01 1120	<ol style="list-style-type: none"> <li>Add R5828-5831, C788.</li> <li>Swap LTPB0-/+ common choke (L112) for routing.</li> <li>Swap LTPA0-/+ common choke (L113) for routing.</li> <li>Swap USB_PN5/_PP5 common choke (L115) for layout routing.</li> <li>Swap RN34 signals for layout routing.</li> <li>Change page54 ESATA from SII3132 to JMB360.</li> <li>Change page74 scrow hole type.</li> </ol>
	2006/03/02 1819	<ol style="list-style-type: none"> <li>Updated power page80-84, 87, 91</li> <li>Del page55 circuit.</li> </ol>
	2006/03/03 1450	<ol style="list-style-type: none"> <li>Add screw hole H63</li> <li>Change ESATA SMBus PU 4.7K to 3V</li> <li>Change ESATA +1.8V to +1.9V</li> <li>Modify page54 ESATA power rail.</li> <li>Updated power circuit page80-82, 84, 87.</li> <li>Change HSYNC/VSYNC level shifter (U44, U45) power rail from 5V to 3.3V.</li> </ol>
	2006/03/03 1740	<ol style="list-style-type: none"> <li>Updated power circuit page80-82, 84, 87 (refer Z96F_R101G_0303_P2.DSN)</li> <li>Add PWRSW# mask circuit (page41).</li> <li>Change HSYNC/VSYNC ESD power rail from 5V to 3.3V.</li> </ol>
	1.1G	2006/03/06 1950
2006/03/08 1100		<ol style="list-style-type: none"> <li>Del H23</li> <li>Del C698, C699</li> <li>Add RN73-76, C793-799 (NU, for EMI).</li> <li>NU R359</li> </ol>
2006/03/09 2121		<ol style="list-style-type: none"> <li>Swap RN44, RN54 signals for routing.</li> <li>Stuff R5794, RTC BATT, R68, R69, C517, C524, C526, R550</li> <li>NU R71, R72, R307</li> <li>Change D58 from SS0540 to 1N4148</li> <li>Change CON5 (LVDS CONN) to 12G09103004P</li> <li>Change U16 to ADT7461ARMZ</li> <li>Change SW1-4, SW6-7 to 12G09103004P</li> </ol>

Rev	Date	Description
2.0G		<ol style="list-style-type: none"> <li>Change X7 part.</li> <li>Change C727-728 from 24p to 18p</li> <li>NU R5770, R5769, Q6116, SW11, R5717, R5718</li> <li>Add C500 for U23</li> <li>Del XD function: Del D59, Q6119, C709.</li> </ol>
	2006/03/10 1212	<ol style="list-style-type: none"> <li>Change power circuit page 81-84, 87 (refer Z96F_R11_0310_P.DSN)</li> </ol>
	2006/03/10 1538	<ol style="list-style-type: none"> <li>NC CON36.16</li> </ol>
	2006/03/13 2013	<ol style="list-style-type: none"> <li>Change R48 from 22K to 100K</li> <li>Del R307.</li> <li>NU R5795, Q6117, R550.</li> <li>Stuff R5797=0R, SW7.</li> </ol>
	2006/03/14 1430	<ol style="list-style-type: none"> <li>Change U1 to 12G04600479A</li> <li>Change CON2 to 12G025332003</li> <li>Change CON3 to 12G025122000</li> <li>Change CON36 to 12G142101100</li> <li>Change CON27 to 12G161530444</li> <li>Change CON13 to 12G030100522</li> <li>Change J1, J2 to 12G140031067</li> <li>Change power circuit page 81, 82(refer Z96F_R11_0314_P.DSN)</li> </ol>
	2006/03/16 2016	<ol style="list-style-type: none"> <li>Stuff CE2 100UF/2.5V_7343</li> <li>Stuff R307 10K ohm_0402</li> <li>Stuff C627, C741 10UF/10V_0805</li> <li>Stuff C742, C743, C744, C748 0.1UF/16V_0402</li> </ol>
	2006/04/03 0809	<ol style="list-style-type: none"> <li>Change to Rev 2.0</li> <li>Add a MOSFET Q6121 to block USB power</li> <li>Add R5838, C800-C805, D61</li> <li>Change NUT H56, H54 to 4.2mm</li> <li>Change PR5709 P/N</li> <li>Change JRST1 footprint to R0402</li> </ol>
	2006/04/03 1527	<ol style="list-style-type: none"> <li>Change JRST1</li> <li>Change power circuit page 80-84, 87, 89-92(refer Z96F_R20_0403_P.DSN)</li> </ol>
	2006/04/04 0756	<ol style="list-style-type: none"> <li>Change NEWCARD_CLK from U18.24-25 to U18.19-20</li> <li>Add R5839, R5840, R5841</li> <li>Add R5842, R5843, R5844</li> <li>Stuff R5833</li> <li>NU Q6120, R5832, R5834, R5834, D60</li> </ol>
	2006/04/04 2154	<ol style="list-style-type: none"> <li>Add Stitich cap C806-C810</li> <li>Add C811-C814</li> <li>NU R352, Stuff R353</li> <li>Change CON7.6 to GND</li> <li>BIOS1 to SMD and NU U38 (BIOS Socket).</li> </ol>
2.1G	2006/04/07 1445	<ol style="list-style-type: none"> <li>Change to Rev 2.1</li> <li>Change power circuit page 84(refer Z96F_R20_0407_P.DSN)</li> </ol>

<< Kennedy Zhang >>

CIRCUIT UPDATED HISTORY(3)

Rev	Date	Description
2.1G	2006/04/08 1108	1. Add Stitch cap C815-C818
	2006/04/10 0945	1. Add C824, C819-821, R5845, R5846, R5847, R5848, L126, C825, C822, C823 2. Change R352 power rail to +3V. 3. NU R5743-R5750, R540, C703 4. Change C696 to close CON37.6
	2006/04/10 2103	1. Add Bead EL5712, EL5713. 2. Add stitch caps C828, C827 3. Add C826
	2006/04/10 2257	1. Change R495 PU rail to +3V
	2006/04/11 0820	1. Change power circuit page80, 81, 82, 84 (refer Z96F_R20G_0410_P.DSN)
	2006/04/11 1442	1. Change U38 from socket to BIOS.
	2006/04/11 1942	1. Change power circuit page84 (refer Z96F_R20G_0411_P.DSN)
	2.2G	2006/05/05 1045
2006/05/09 1745		1. Change L42-L44 to 0.082uH 2. Change C392, C394, C396 to 27pF 3. Change power circuit page82, 87 (refer Z96F_R22G_P.DSN)
2006/05/10 1845		1. Change R62 to 20ohms 1%
2006/05/18 1645		1. Change L4, L9, L10 from Ferrite Bead 80ohm/2A to Resistor 0ohms/0805.
2006/05/19 2054		1. NU CE12, CE14. 2. Add CE17, CE18. 3. NU BATTERY.
2006/06/01 1152		1. Change U2 PN to 02G010009210IN QG82945GM 2. Change U3 PN to 02G010007741IN NH82801GBM
2006/06/13 1858		1. U2 PN Change back QG82945GM 2. U3 PN Change back NH82801GBM
2006/06/22 2038		1. NU C652

Rev	Date	Description
Z96Fm 1.0	2006/08/07 1530	1. Change project code to Z96Fm 1.0 (ER stage) 2. DEL R5707 3. ADD R5849-5852, Q6122, Q6123
	2006/08/08 1830	1. Add Varistor D62-D64 & PR5043, PR5045. 2. Change U2 PN to 02G010009210WB ( QG82945GM) 3. Change U3 PN to 02G010007741WB (NH82801GBM)
	2006/08/10 1630	1. Change Audio Jack J1, J2 from 12G140301067 to 12G14030106E 2. ADD R5853-5857, Q6124 3. Stuff PR5312, NU PR5313 4. DEL C619 5. Stuff CON26, C655 - C659, C793-C796 & C115, C116, R5805 & R304, R306,R282, R284. 6. NU CON27
	2006/08/11 1530	1. Change power circuit page80 (refer Z96FM_R10_0811_P.DSN)
	2006/08/14 1430	1. Change R5851 to 39.2K
	2006/08/15 1127	1. Change J1, J2 pin9, 10 to NC.
	2006/08/15 2002	1. Add R5858, R5859
	2006/08/16 1125	1. Add D66, R5860, C829 2. Change CE10, CE9 from 47uF/6.3V to 100uF/6.3V
	2006/08/16 2000	1. NU Q6122-Q6124, R5850, R5853, R5855, R5857, D65 2. STUFF Q77, R5854, R5856
	2006/09/14 1900	1. Move L68 to be an input filter. 2. Change R426, R427 from 10ohm to 75ohm.
	2006/09/18 1000	1. Swap RN67A, RN67B. 2. Add C830-C833. 3. Change PC5005, PC5017 to 0.22uF/X7R .
	2006/09/18 1000	1. Swap RN67

<< Kennedy\_Zhang >>