


FAN / THERMAL
EMC2103-2




- REGULATOR (DDR3)**
1.5VSUS, 0.75VSMDDR_VTERM, 1.5V
1.5V_GPU, 1.5V_CPU
- REGULATOR**
+1.05V_VTT, +1.8V
- DC/DC**
3VPCU, 5VPCU, +15V
PG 42
- CPU Core**
PG 43
- VGA Core Discrete**
PG 44

Table of Contents	
PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3	CLOCK GENERATOR
4-7	PineView CPU
8-13	TigerPoint
14	DDRII SO-DIMM
15	LCD Conn
16	CRT Conn.
17	Audio Codec CX20582
18	LAN(RTL8103EL/8111DL)
19	SATA HDD
20	USB x 3
21	CardReader AU6433
22	MINI-Card (WLAN)
23	MINI-Card (WWAN)
24	BLUETOOTH
25	KB/TP
26	SW/LED/Other
27	FAN & Thermal
28	KBC IT8502E
29	HOLD & SKEW
30	Discharge
31	Charger
32	DDR 1.8V (TPS51116)
33	VCCP (OZ8116LN)
34	3V/5V (ISL6237)
35	VCore (ISL6261A)
36	VCC1.5V/ GFX CORE
37	Power Block Dianram
38	
39	
40	

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	15,30,31,32,33,34,35	MAIN POWER		S0-S5
+3VRTC	+3.0V~+3.3V	11,12,38	RTC		S0-S5
3VPCU	+3.3V	11,15,18,25,26,28,30,31,34,36	ITE8052 POWER	3V5V_EN	S0-S5
5VPCU	+5V	11,30,31,32,33,34,36	DC/DC POWER IC SOURCE	3V5V_EN	S0-S5
+15V	+15V	15,30,32,34	LARGE POWER	3V5V_EN	S0-S5
LANVCC	+3.3V	18,30	LAN POWER	LAN_ON	
5V_S5	+5V	12,20,30	PCH SUS POWER	S5_ON	S0-S3
3V_S5	+3.3V	8,11,12,21,22,30	Sys Management,PCH Resume Well,Intel HD Audio,USB,WLAN WiMAX POWER	S5_ON	S0-S3
5VSUS	+5V	15,30,35,36	SLP_S4# CTRLD POWER	SUSON	S0-S3
3VSUS	+3.3V	26,30,35,36	SLP_S4# CTRLD POWER	SUSON	S0-S3
+VCC_GFX_CORE	+0.9V~+1.2V	6,36	VGA CORE POWER	MAIN_ON	S0
0.9VSMDDR_VTERM	+0.75V	5,14,32	DDR2 SODIMM REFERENCE POWER	MAIN_ON	S0
+5V	+5V	12,15,16,17,19,25,27,28,30	SLP_S3# CTRLD POWER	MAIN_ON	S0
+3V	+3.3V	3,4,6,9,10,11,12,14,15,16,17,18,19,21,22,23,24,26,28,30,32,33,34,35	SLP_S3# CTRLD POWER	MAIN_ON	S0
+1.8V	+1.8V	6,21,32	LVDS,NVM POWER	MAIN_ON	S0
+1.5V	+1.5V	6,8,12,17,22,23,36	Mini PCIe,Express Card POWER	MAIN_ON	S0
+1.05V	+1.05V	3,4,6,9,12,30,33	PCH CORE POWER	MAIN_ON	S0
VCC_CORE		6,30,35	CPU CORE POWER	Vron	S0
+LCDVCC	+3.3V	15	LCD Power	L_VDD_EN	S0
BAT-V	+10V~+17V	31	MAIN BATTERY	CHG_PBATT	S0-S5

Sandy Bridge Processor (DMI,PEG,FDI)




Ra	DIS	SW/UMA
Rb	0 ohm	NA
Rc	0 ohm	NA


• PEG_COMP connect to PIN J22 W:4mils/S:15mils/L: 500mils.
 • PEG_COMP connect to PIN J21 W:12mils/S:15mils/L: 500mils.

• SM_RCMP[0] W:20mils/S:20mils/L: 500mils,
 • SM_RCMP[1] W:20mils/S:20mils/L: 500mils,
 • SM_RCMP[2] W:15mils/S:20mils/L: 500mils,


FDI Disable




PEG x16 (UMA Non-stuff)





DP & PEG Compensation



Processor pull-up(CPU)



Sandy Bridge Processor (DDR3)



PROJECT : KL6A
Quanta Computer Inc.



Size	Document Number	Rev
	Sandy Bridge 2/4	1A
Date:	Friday, October 29, 2010	Sheet 4 of 47

Sandy Bridge Processor (POWER)


Sandy Bridge Processor (GRAPHIC POWER)

CPU Core Power
SNB 45W:55A
22uF x 32
22uF x 3 (Non-stuff)


POWER



CPU VTT
SNB 45W:8.5A
22uF x 10
22uF x 6 (Non-stuff)



CPU VGT
SNB 45W:22A
22uF x 4 (Reserved)



CPU VCCPL
SNB 45W:3A
330uF/7mohm x 1
10uF x 1
1uF x 2



POWER

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

GRAPHICS

1.8V RAIL

VCCSA_SENSE

VCCSA_VD1

VCCSA_VD2

VCCSA_VD3

VCCSA_VD4

VCCSA_VD5

VCCSA_VD6

VCCSA_VD7

VCCSA_VD8

VCCSA_VD9

VCCSA_VD10

VCCSA_VD11

VCCSA_VD12

VCCSA_VD13

VCCSA_VD14

VCCSA_VD15

VCCSA_VD16

VCCSA_VD17

VCCSA_VD18

VCCSA_VD19

VCCSA_VD20

VCCSA_VD21


VCCSA_VD22

VCCSA_VD23

VCCSA_VD24


VCCSA_VD25

VCCSA_VD26







CAD Note: +VDDR_REF_CPU should have 10 mil trace width

CPU MCH
SNB 45W: 5A
330uF/6mohm x 1
10uF x 6





CPU SA
SNB 45W: 6A
330uF/7mohm x 1
10uF x 3



Sandy Bridge Processor (GND)


Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training







CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PROJECT : KL6A
Quanta Computer Inc.


Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date:	Friday, October 29, 2010	Sheet 6 of 47

Cougar Point (LVDS,DDI)



Cougar Point (DMI,FDI,PM)





PCH Pull-high/low(CLG)



System PWR_OK(CLG)




DPWROK FOR DSW



PROJECT : KL6A
Quanta Computer Inc.


Size	Document Number	Rev
	Cougar Point 1/6	1A
Date:	Friday, October 28, 2010	Sheet 7 of 47

RTC Circuitry(RTC)





PCH2 (CLG)


Cougar Point (HDA, JTAG, SATA)



HDA Bus(CLG)



PCH JTAG Debug (CLG)




PCH Strap Table


Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_O - R567 - 1KΩ - SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R521 - 1KΩ - PCI_GNT3# 9									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_{RTC} - R121 - 330KΩ - PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] R504 - 1KΩ - BBS_BIT1 9 R193 - 1KΩ - BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_{S5} - R463 - 1KΩ - ACZ_SDOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R265 - 2.2KΩ - DF_TVS 10 R266 - 3.7KΩ - H_SNB_IVB# 3									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R522 - 1KΩ - PLL_ODVR_EN 10									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_{S5} - R81 - 1KΩ - ACZ_SYNC_R									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V_O - R146 - 1KΩ - PCH_SPI_SI									
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										

PCH Dual SPI (CLG)

MX25L3205DM2I-12G; AKE39FP0Z00
W25X32VSSIG; AKE39ZP0N00
Socket: DG008000031



Cougar Point-M (PCI,USB,NVRAM)





USB/eSATA Combo #1(Phoenix debug)
USB#0 - L port(BIOS debug)
CCD WLAN
WLAN
WWAN(common design reserved)
BlueTooth

USB#2--R port(Right side)
USB #1--R port(DB&BIOS debug)


Card Reader

USB port 6,7:disable for HM65.




27Mz support DIS only


DGPU Power ON




PEG CLK detect




SMBus(CLK)




PLTRST#(CLG)




PCI/USB0C# Pull-up(CLG)




WLAN




CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)




GPU RST#(CLG)



LAN




USB 3.0




PROJECT : XL6A
Quanta Computer Inc.
 Revision: 1.0
 Date: Friday, October 28, 2011
 Page: 9 of 47

Cougar Point (GPIO,VSS_NCTF,RSVD)



GPIO Pull-up/Pull-down(CLG)




Board ID For Function	SYSTEM_ID GPIO34	ID2 GPIO71	ID3 GPIO13	ID1 GPIO6	ID0 GPIO16	CPU_ID GPIO68	Board ID
SDV	1	1	0	0	0	1	B-04
SIV	1	1	0	0	1	1	
SIT	1	1	0	1	0	1	Board ID use below GPIO:
SVT	1	1	0	1	1	1	BOARD_ID0
SOVP	1	1	1	0	0	1	BOARD_ID1
							BOARD_ID3

**ID2: 0-->6 layer
1-->8 layer**


**System ID: 0-->KL5
1-->KL6**

**CPU_ID: 0-->35W
1-->45W**



SV_SET_UP

High = Strong (Default)



TEST_SET_UP

High = Strong (Default)





HOST_ALERT#1_R R508 1K/J 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

	SWITCHABLE	UMA
Stuff	R532	R533
No Stuff	R533	R532



FDI TERMINATION VOLTAGE OVERRIDE

Low - Tx, Rx terminated to same voltage

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

BIOS RECOVERY

High = Disable (Default)

Low = Enable

MFG-TEST

MFG_MODE R184 10K/J 4

PROJECT : KL6A



Quanta Computer Inc.

Size Document Number

Cougar Point 4/6

Date: Friday, October 29, 2010 Sheet 10 of 47 Rev 1A




IBEX PEAK-M (GND)





PROJECT : KL6A
Quanta Computer Inc.

Size Document Number Rev 1A
Cougar Point 6/6

Date: Friday, October 29, 2010 Sheet 12 of 47






	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		




	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080

Standard 4H type:DDR-C-2013289-204p



PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD > 2.2A






U28A
fcbga973-nvidia-n12p-ge
COMMON

AK16	PEX_IOVDD_1
AK17	PEX_IOVDD_2
AK21	PEX_IOVDD_3
AK24	PEX_IOVDD_4
AK27	PEX_IOVDD_5
AG11	PEX_IOVDDQ_1
AG12	PEX_IOVDDQ_2
AG13	PEX_IOVDDQ_3
AG15	PEX_IOVDDQ_4
AG16	PEX_IOVDDQ_5
AG17	PEX_IOVDDQ_6
AG18	PEX_IOVDDQ_7
AG22	PEX_IOVDDQ_8
AG23	PEX_IOVDDQ_9
AG24	PEX_IOVDDQ_10
AG25	PEX_IOVDDQ_11
AG26	PEX_IOVDDQ_12
AJ14	PEX_IOVDDQ_13
AJ15	PEX_IOVDDQ_14
AJ19	PEX_IOVDDQ_15
AJ21	PEX_IOVDDQ_16
AJ22	PEX_IOVDDQ_17
AJ24	PEX_IOVDDQ_18
AJ25	PEX_IOVDDQ_19
AJ27	PEX_IOVDDQ_20
AK18	PEX_IOVDDQ_21
AK20	PEX_IOVDDQ_22
AK23	PEX_IOVDDQ_23
AK26	PEX_IOVDDQ_24
AK27	PEX_IOVDDQ_25
J10	VDD33_1
J11	VDD33_2
J12	VDD33_3
J13	VDD33_4
J9	VDD33_5
AD20	VDD_SENSE
D35	NC_9/VDD_SENSE
P7	NC_16/VDD_SENSE
AD19	GND_SENSE
E35	NC_10/GND_SENSE
R7	NC_17/GND_SENSE
AG14	PEX_PLLVDD
F7	PEX_CAL_PD_VDDQ/PEX_SVDD_3V3
AG20	PEX_CAL_PU_GND/NC
A2	NC_1
AB7	NC_2
AD6	NC_3
AE6	NC_4
AG8	NC_5
AJ5	NC_6
AK15	NC_7
AL7	NC_8
E7	NC_11
H32	NC_13
M7	NC_14
P6	NC_15
U7	NC_18
V6	NC_19

AP17	PEG_RX0	AP17	PEG_TX0	AL17	PEG_RXP15_C	C260	0.1U/10V_4	PEG_RXP15_3
AN17	PEG_RX0*	AN17	PEG_TX0*	AM17	PEG_RXN15_C	C259	0.1U/10V_4	PEG_RXN15_3
AN19	PEG_RX1	AN19	PEG_TX1	AM18	PEG_RXP14_C	C231	0.1U/10V_4	PEG_RXP14_3
AR19	PEG_RX1*	AR19	PEG_TX1*	AM19	PEG_RXN14_C	C232	0.1U/10V_4	PEG_RXN14_3
AR20	PEG_RX2	AR20	PEG_TX2	AK19	PEG_RXP13_C	C258	0.1U/10V_4	PEG_RXP13_3
AP20	PEG_RX2*	AP20	PEG_TX2*	AL19	PEG_RXN13_C	C257	0.1U/10V_4	PEG_RXN13_3
AN20	PEG_RX3	AN20	PEG_TX3	AM20	PEG_RXP12_C	C230	0.1U/10V_4	PEG_RXP12_3
AN22	PEG_RX3*	AN22	PEG_TX3*	AM20	PEG_RXN12_C	C229	0.1U/10V_4	PEG_RXN12_3
AP22	PEG_RX4	AP22	PEG_TX4	AM21	PEG_RXP11_C	C255	0.1U/10V_4	PEG_RXP11_3
AR22	PEG_RX4*	AR22	PEG_TX4*	AM22	PEG_RXN11_C	C256	0.1U/10V_4	PEG_RXN11_3
AR23	PEG_RX5	AR23	PEG_TX5	AL22	PEG_RXP10_C	C228	0.1U/10V_4	PEG_RXP10_3
AR23	PEG_RX5*	AR23	PEG_TX5*	AK22	PEG_RXN10_C	C227	0.1U/10V_4	PEG_RXN10_3
AN23	PEG_RX6	AN23	PEG_TX6	AM23	PEG_RXP9_C	C254	0.1U/10V_4	PEG_RXP9_3
AR25	PEG_RX6*	AR25	PEG_TX6*	AM23	PEG_RXN9_C	C253	0.1U/10V_4	PEG_RXN9_3
AP25	PEG_RX7	AP25	PEG_TX7	AM24	PEG_RXP8_C	C226	0.1U/10V_4	PEG_RXP8_3
AR25	PEG_RX7*	AR25	PEG_TX7*	AM25	PEG_RXN8_C	C225	0.1U/10V_4	PEG_RXN8_3
AR26	PEG_RX8	AR26	PEG_TX8	AL25	PEG_RXP7_C	C252	0.1U/10V_4	PEG_RXP7_3
AP26	PEG_RX8*	AP26	PEG_TX8*	AK25	PEG_RXN7_C	C251	0.1U/10V_4	PEG_RXN7_3
AN26	PEG_RX9	AN26	PEG_TX9	AL26	PEG_RXP6_C	C224	0.1U/10V_4	PEG_RXP6_3
AN28	PEG_RX9*	AN28	PEG_TX9*	AM26	PEG_RXN6_C	C223	0.1U/10V_4	PEG_RXN6_3
AR28	PEG_RX10	AR28	PEG_TX10	AM27	PEG_RXP5_C	C248	0.1U/10V_4	PEG_RXP5_3
AR28	PEG_RX10*	AR28	PEG_TX10*	AM28	PEG_RXN5_C	C249	0.1U/10V_4	PEG_RXN5_3
AR29	PEG_RX11	AR29	PEG_TX11	AL28	PEG_RXP4_C	C222	0.1U/10V_4	PEG_RXP4_3
AP29	PEG_RX11*	AP29	PEG_TX11*	AK28	PEG_RXN4_C	C221	0.1U/10V_4	PEG_RXN4_3
AN29	PEG_RX12	AN29	PEG_TX12	AK29	PEG_RXP3_C	C219	0.1U/10V_4	PEG_RXP3_3
AN31	PEG_RX12*	AN31	PEG_TX12*	AL29	PEG_RXN3_C	C220	0.1U/10V_4	PEG_RXN3_3
AP31	PEG_RX13	AP31	PEG_TX13	AM29	PEG_RXP2_C	C248	0.1U/10V_4	PEG_RXP2_3
AR31	PEG_RX13*	AR31	PEG_TX13*	AM30	PEG_RXN2_C	C247	0.1U/10V_4	PEG_RXN2_3
AR32	PEG_RX14	AR32	PEG_TX14	PEX_TX14	PEG_RXP1_C	C218	0.1U/10V_4	PEG_RXP1_3
AR34	PEG_RX14*	AR34	PEG_TX14*	AM32	PEG_RXN1_C	C217	0.1U/10V_4	PEG_RXN1_3
AP34	PEG_RX15	AP34	PEG_TX15	PEX_TX15	PEG_RXP0_C	C245	0.1U/10V_4	PEG_RXP0_3
AP34	PEG_RX15*	AP34	PEG_TX15*	AM32	PEG_RXN0_C	C246	0.1U/10V_4	PEG_RXN0_3


AL17	PEG_RXP15_C	C260	0.1U/10V_4	PEG_RXP15_3
AM17	PEG_RXN15_C	C259	0.1U/10V_4	PEG_RXN15_3
AM18	PEG_RXP14_C	C231	0.1U/10V_4	PEG_RXP14_3
AM19	PEG_RXN14_C	C232	0.1U/10V_4	PEG_RXN14_3
AK19	PEG_RXP13_C	C258	0.1U/10V_4	PEG_RXP13_3
AL19	PEG_RXN13_C	C257	0.1U/10V_4	PEG_RXN13_3
AM20	PEG_RXP12_C	C230	0.1U/10V_4	PEG_RXP12_3
AM20	PEG_RXN12_C	C229	0.1U/10V_4	PEG_RXN12_3
AM21	PEG_RXP11_C	C255	0.1U/10V_4	PEG_RXP11_3
AM22	PEG_RXN11_C	C256	0.1U/10V_4	PEG_RXN11_3
AL22	PEG_RXP10_C	C228	0.1U/10V_4	PEG_RXP10_3
AK22	PEG_RXN10_C	C227	0.1U/10V_4	PEG_RXN10_3
AM23	PEG_RXP9_C	C254	0.1U/10V_4	PEG_RXP9_3
AM23	PEG_RXN9_C	C253	0.1U/10V_4	PEG_RXN9_3
AM24	PEG_RXP8_C	C226	0.1U/10V_4	PEG_RXP8_3
AM25	PEG_RXN8_C	C225	0.1U/10V_4	PEG_RXN8_3
AL25	PEG_RXP7_C	C252	0.1U/10V_4	PEG_RXP7_3
AK25	PEG_RXN7_C	C251	0.1U/10V_4	PEG_RXN7_3
AL26	PEG_RXP6_C	C224	0.1U/10V_4	PEG_RXP6_3
AM26	PEG_RXN6_C	C223	0.1U/10V_4	PEG_RXN6_3
AM27	PEG_RXP5_C	C248	0.1U/10V_4	PEG_RXP5_3
AM28	PEG_RXN5_C	C249	0.1U/10V_4	PEG_RXN5_3
AL28	PEG_RXP4_C	C222	0.1U/10V_4	PEG_RXP4_3
AK28	PEG_RXN4_C	C221	0.1U/10V_4	PEG_RXN4_3
AK29	PEG_RXP3_C	C219	0.1U/10V_4	PEG_RXP3_3
AL29	PEG_RXN3_C	C220	0.1U/10V_4	PEG_RXN3_3
AM29	PEG_RXP2_C	C248	0.1U/10V_4	PEG_RXP2_3
AM30	PEG_RXN2_C	C247	0.1U/10V_4	PEG_RXN2_3
PEX_TX14	PEG_RXP1_C	C218	0.1U/10V_4	PEG_RXP1_3
AM32	PEG_RXN1_C	C217	0.1U/10V_4	PEG_RXN1_3
PEX_TX15	PEG_RXP0_C	C245	0.1U/10V_4	PEG_RXP0_3
AM32	PEG_RXN0_C	C246	0.1U/10V_4	PEG_RXN0_3



For power-down sequency


The following voltage constraints must be satisfied at all times including power down after VDD33 has ramped up:

- ▶ NVVDD <= VDD33+0.5 V
- ▶ FBVDDQ <= VDD33+0.5 V






PROJECT : KL6A
Quanta Computer Inc.

Size	Document Number	Rev
	VGA-N12P GB2-128(PCle)	1A
Date:	Friday, October 29, 2010	Sheet 15 of 47



4/28 Enable LVDS For 3DV




	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0		
ROM_SO	NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK		PCI_DEVICE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	1010
ROM_SI		RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2		PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0101
STRAP1		3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP0		USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN
0x3(0011)	900MHz 512MB(64M*16) Samsung	AKD5LGH7500		K4W1G1646E-HC11
0x2(0010)	900MHz 512MB(64M*16) Hynix	AKD5LZWTW01	AKD5LZWTW00	H5TQ1G63BFR-11C
0x6(0110)	800MHz 2GB(128M*16) Hynix	AKD5MGWTW01	AKD5MGWTW06	H5TQ2G63BFR-12C
0x7(0111)	800MHz 2GB(128M*16) Samsung	AKD5MGGT501	AKD5MGGT507	K4W2G1646B-HC12
0x6(0110)	900MHz 2GB(128M*16) Hynix	AKD5MGWTW00		H5TQ2G63BFR-11C
0x7(0111)	900MHz 2GB(128M*16) Samsung	AKD5MGWT500		K4W2G1646C-HC11

ROM_SI Strap Bit for RAM Mapping



	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111




N12P-GE ROM_SO 10K pull low
Strap2 30K pull low
N12P-GV1 ROM_SO 10K pull low
Strap2 45K pull low
N12P-GV ROM_SO 10K pull high
Strap2 45K pull high
Strap3 5K pull low
Strap4 20K pull low

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	N/A	
3	OUT	N/A	
4	OUT	N/A	
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL







MIOX_VDDQ should pop 3.3V for N11P-GE1, but pull down 10k for N11P-GT




+3.3V_GPU	Output
ON	EXT_HDMI/DP
OFF	INT_HDMI/DP

Using internal thermal sensor












PLACE UNDER BALLS



PLACE NEAR BALLS




CHANNEL B: 512MB/1024MB DDR3




PROJECT : KL6A
Quanta Computer Inc.

Size: Document Number: **VGA-N12P GB2-128(VRAM-2)** Rev: 1A



Date: Friday, October 28, 2010 Sheet: 21 of 47



HDMI Hot-PLUG to EC and GPU




7_INT_HDMI_TXDP2	C688	0.1U/10V/X5R_4	HDMI_TX2+
7_INT_HDMI_TXDN2	C687	0.1U/10V/X5R_4	HDMI_TX2-
7_INT_HDMI_TXDP1	C686	0.1U/10V/X5R_4	HDMI_TX1+
7_INT_HDMI_TXDN1	C685	0.1U/10V/X5R_4	HDMI_TX1-
7_INT_HDMI_TXDP0	C684	0.1U/10V/X5R_4	HDMI_TX0+
7_INT_HDMI_TXDN0	C683	0.1U/10V/X5R_4	HDMI_TX0-
7_INT_HDMI_TXCP	C682	0.1U/10V/X5R_4	HDMI_CLK+
7_INT_HDMI_TXCN	C681	0.1U/10V/X5R_4	HDMI_CLK-












Layout Note:
Setting R,G,B trace impedance to 50 ohm.





Place near U37, U38 < 200 mil


Place near CN5002 connector < 200 mil








* C476 and C472 are for U24 LAN_EVDD12 pin 21.





* C5110 to C5113 are for U5006 VDD33 pins-- 1, 29, 37 and 40. Place C5113, C5094 closed to U5006 pins 44, 45, and 40.




* C5119 to C5123 are for U5006 VDD12 pins-- 10, 13, 30, 36, 39.


Layout: All termination signal should have 20 mil trace




CODEC(ADO)




INTERNAL MIC




Codec Power(ADO)




Earphone(AMP)




HDA Power(ADO)




System MIC(AMP)



Speaker(AMP)




PC BEEP




PROJECT : KL6A
Quanta Computer Inc.
 Size: Custom Document Number: **ALC269/MIC/Line out** Rev: 1A
 Date: Friday, October 29, 2010 Sheet: 26 of 47



SATA HDD Connector.




SATA ODD Connector.



USB + E-SATA




E-SATA RE-DRIVER



All straps of PS8511A have int. PL 150Kohm.




EN	AUTO_EN	0/1EQ	0/1EQ	0/1_BST#	0/1_BST#	0/1_PRE	0/1_PRE	Function
0	X	X	X	X	X	X	X	Standby
1	0	X	X	X	X	X	X	disable auto power saving
1	1	X	X	X	X	X	X	enable auto power saving
1	X	0	X	X	X	X	X	Short and medium length
1	X	X	1	X	X	X	X	Long length
1	X	X	X	0	X	X	X	Output :800~1200 mVpp
1	X	X	X	X	1	X	X	Output :400~700 mVpp
1	X	X	X	X	X	0	X	Pre-emphasis disabled
1	X	X	X	X	X	X	1	Pre-emphasis enabled

USB 0





USB2.0*3

USB#1 Daughter board






USB2.0 only stuff R671,R672
 USB3.0 only stuff R673,R674


BLUETOOTH







REAR USB PORT X1




For debug only.
Don't connect to
system SMBus



Near PCIe Slot



X'tal 25MHz




Crystal foot print must be reserved
in case 25MHz clock from clock
generator is not stable enough.





For USB3.0
Remove SUSD turn on switch (From PCU to SUS)
(Used +3V_S5 power plane)


Power circuit (+1.05_SUS)

For USB3.0



$V_{out} = 0.8(1+R1/R2)$












Clock Mode strap	R9287	R9307
48MHz	X	X
24MHz	X	O
12MHz	O	X
12MHz (Crystal)	O	O

Note:

SD/MMC	MS	XD
SP1	SD D7	XD RDY
SP2	SD D6	XD KE#
SP3	SD D5	XD CE#
SP4	SD D4	XD WE#
SP5	MS BS	XD CLE
SP6	MS D5	XD ALE
SP7	MS D1	XD WP#
SP8	MS D4	XD D0
SP9	MS D0	XD D1
SP10	MS D2	XD D2
SP11	MS D6	XD D3
SP12	MS D3	XD D4
SP13	MS D7	XD D5
SP14	MS CLK	XD D6
SP15	SD_WP	XD D7


For RTS5139
SD,MS 4bit only





FAN CONTROL




7,8,9,10,11,13,14,15,22,23,24,25,26,27,28,29,30,31,34,35,36,37,38,42,43,44,45
 +3V
 7,8,11,22,23,26,27,33,34,35,36,37,38,45
 +5V




		PROJECT : KL6A	
		Quanta Computer Inc.	
Size Custom	Document Number FAN /THERMAL	Rev 1A	
Date: Friday, October 29, 2010	Sheet 32	of 8	47

KEYBOARD


7,8,11,22,23,26,27,32,34,35,36,37,38,45 +5V
7,8,24,25,27,34,35,37,38,40,41 +3VPCU







Touch pad




VGA UMA/DIS SWITCH




RF ON/OFF SWITCH




CAPACITANCE BUTTON BOARD




POWER BOARD




CCD BOARD









+3V, +5V, +1.5V




3V_S5, 5V_S5




LANVCC






7,8,24,25,27,33,34,35,37,38,41 +3VPCU
 27,37,38,39,41,42,43,44 +5VPCU
 24,27,28,29,37,39,41,44 +15V
 24,36,38,39,42,43,44,45 VIN




+5VPCU
 Fs=400K
 TDC : 8A(I_{max})
 OCP : 10A




+3VPCU
 Fs=500K
 TDC : 8A(I_{max})
 OCP : 10A


Place these CAPS close to FETs





GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	GFX_CORE(N12P-GE)
0	0	0.85V
1	0	0.95V
0	1	0.975V
1	1	1V






+1.05V_PCH
 Fs=300K
 TDC :19A(I_{max})
 OCP : 23A

1.4A

GND Close To Sandy Bridge Processor (POWER) side



35 VRON
10,35,39,40,41,43,44 HWPG
32,40 SYS_SHDN#

+VIN VCC_CORE1
+5V
PR221 0.6_short
PC212 1.0U/0VXSR_4
PC213 1.0U/0VXSR_4
PC214 1.0U/0VXSR_4

35 GFX_PWRGD
7 IMVP_PWRGD

45W CPU
Vcore Icc_MAX = 94A
VGT Icc_MAX = 33A
PR214 = OPEN
PR230 = OPEN

35W CPU
Vcore Icc_MAX = 53A
VGT Icc_MAX = 24A
PR214 = 7.87K
PR230 = 16.5K

NTC Place near the +VCC_GFX HS-FET
PR214 0.4
PR230 16.8K/4

NTC Place near the +VCC_CORE phase 1 inductor
PR215 2.61K/4
PR208 10KJL_6_NTC
PC200 0.1u/0V_4

5 VCC_SENSE
5 VSS_SENSE
PR42 0.4_short
PC72 330P/50V_4
PC73 1000P/16V_4

35 VCORE_IMON_EC
35 VGT_IMON_EC
PR59 17.8K/4
PC84 0.022U/16V/X7R_4
PR225 18.2K/4
PC214 0.022U/16V/X7R_4

+5V
PR254 0.6_short
VR_PWM3
PR233 0.4_short
PC218 1.0U/0VXSR_4
ISL6205CRZ-T

5 VCC_AXG_SENSE
5 VSS_AXG_SENSE
PC272 330P/50V_4
PR71 2K/4
PC68 39P/50V_4
PC52 150P/50V_4
PR70 47K/4
PC93 680P/50V_4
PR69 412F_4
PC87 1000P/16V_4
PR67 8.06K/4

FL110 ISL95831HRTZ
VIN
VDD
PHG
LG2
BOOT1
UG1
PH1
LG1
VSSP1
BOOT2
UG2
PH2
LG2
VSSP2
LGATE1b/PWM3
EP

PC74 39P/50V_4
PC71 150P/50V_4
PR41 316K/4
PC68 470P/50V_4
PR48 499F_4
PC205 10P/50V_4
PC273 1000P/16V_4
PR55 2K/4

PC80 1000P/16V_4
PR54 8.06K/4
PC77 0.22U/25V_6
PC76 0.22U/25V_6
PC199 0.22U/25V_6
PC75 3.85K/4
PC86 470P/50V_4
PR43 0.4_short
PC73 1000P/16V_4

PC219 0.22U/25V/5SR_6
PC210 0.1U/0V_6
PC211 10U/25V_1206
PC208 10U/25V_1206
PC209 220P/50V_4

PC34 330P/50V_4
PC95 1000P/16V_4
PC99 2.7K/4
PC98 39P/50V_4
PC92 150P/50V_4
PR70 47K/4
PC93 680P/50V_4
PR69 412F_4
PC87 1000P/16V_4
PR67 8.06K/4

PC231 100K/1.6_NTC
PC230 0.1u/0V_4
PC232 10K/4
PC235 10KJL_6_NTC
PC220 0.1u/0V_4
PR228 7.8K/4

PC215 100K/1.6_NTC
PC216 0.1u/0V_4
PC217 0.033U/16V_4
PC218 10K/4
PC219 0.22U/25V/5SR_6
PC220 0.1u/0V_4
PC221 10K/4
PC222 10K/4
PC223 10K/4

PC215 2.61K/4
PC208 10KJL_6_NTC
PC200 0.1u/0V_4
PC201 0.22U/10V_6
PC202 0.098U/10V_4
PC203 0.22U/10V_6
PC204 0.22U/10V_6
PC205 10P/50V_4

PC219 0.22U/25V/5SR_6
PC210 0.1U/0V_6
PC211 10U/25V_1206
PC208 10U/25V_1206
PC209 220P/50V_4

PC63 2.2U/6
PC86 0.22U/25V/5SR_6
PC46 AON6428L
PC45 AON6428L
PC44 AON6718L
PC43 AON6718L
PC42 AON6718L
PC41 AON6718L
PC40 AON6718L
PC39 AON6718L
PC38 3.65K/6
PC37 3.65K/6
PC36 3.65K/6
PC35 3.65K/6
PC34 3.65K/6
PC33 3.65K/6
PC32 3.65K/6
PC31 3.65K/6
PC30 3.65K/6
PC29 3.65K/6
PC28 3.65K/6
PC27 3.65K/6
PC26 3.65K/6
PC25 3.65K/6
PC24 3.65K/6
PC23 3.65K/6
PC22 3.65K/6
PC21 3.65K/6
PC20 3.65K/6
PC19 3.65K/6
PC18 3.65K/6
PC17 3.65K/6
PC16 3.65K/6
PC15 3.65K/6
PC14 3.65K/6
PC13 3.65K/6
PC12 3.65K/6
PC11 3.65K/6
PC10 3.65K/6
PC9 3.65K/6
PC8 3.65K/6
PC7 3.65K/6
PC6 3.65K/6
PC5 3.65K/6
PC4 3.65K/6
PC3 3.65K/6
PC2 3.65K/6
PC1 3.65K/6

PC31 3.65K/6
PC30 3.65K/6
PC29 3.65K/6
PC28 3.65K/6
PC27 3.65K/6
PC26 3.65K/6
PC25 3.65K/6
PC24 3.65K/6
PC23 3.65K/6
PC22 3.65K/6
PC21 3.65K/6
PC20 3.65K/6
PC19 3.65K/6
PC18 3.65K/6
PC17 3.65K/6
PC16 3.65K/6
PC15 3.65K/6
PC14 3.65K/6
PC13 3.65K/6
PC12 3.65K/6
PC11 3.65K/6
PC10 3.65K/6
PC9 3.65K/6
PC8 3.65K/6
PC7 3.65K/6
PC6 3.65K/6
PC5 3.65K/6
PC4 3.65K/6
PC3 3.65K/6
PC2 3.65K/6
PC1 3.65K/6

PC31 3.65K/6
PC30 3.65K/6
PC29 3.65K/6
PC28 3.65K/6
PC27 3.65K/6
PC26 3.65K/6
PC25 3.65K/6
PC24 3.65K/6
PC23 3.65K/6
PC22 3.65K/6
PC21 3.65K/6
PC20 3.65K/6
PC19 3.65K/6
PC18 3.65K/6
PC17 3.65K/6
PC16 3.65K/6
PC15 3.65K/6
PC14 3.65K/6
PC13 3.65K/6
PC12 3.65K/6
PC11 3.65K/6
PC10 3.65K/6
PC9 3.65K/6
PC8 3.65K/6
PC7 3.65K/6
PC6 3.65K/6
PC5 3.65K/6
PC4 3.65K/6
PC3 3.65K/6
PC2 3.65K/6
PC1 3.65K/6

PC31 3.65K/6
PC30 3.65K/6
PC29 3.65K/6
PC28 3.65K/6
PC27 3.65K/6
PC26 3.65K/6
PC25 3.65K/6
PC24 3.65K/6
PC23 3.65K/6
PC22 3.65K/6
PC21 3.65K/6
PC20 3.65K/6
PC19 3.65K/6
PC18 3.65K/6
PC17 3.65K/6
PC16 3.65K/6
PC15 3.65K/6
PC14 3.65K/6
PC13 3.65K/6
PC12 3.65K/6
PC11 3.65K/6
PC10 3.65K/6
PC9 3.65K/6
PC8 3.65K/6
PC7 3.65K/6
PC6 3.65K/6
PC5 3.65K/6
PC4 3.65K/6
PC3 3.65K/6
PC2 3.65K/6
PC1 3.65K/6

PC31 3.65K/6
PC30 3.65K/6
PC29 3.65K/6
PC28 3.65K/6
PC27 3.65K/6
PC26 3.65K/6
PC25 3.65K/6
PC24 3.65K/6
PC23 3.65K/6
PC22 3.65K/6
PC21 3.65K/6
PC20 3.65K/6
PC19 3.65K/6
PC18 3.65K/6
PC17 3.65K/6
PC16 3.65K/6
PC15 3.65K/6
PC14 3.65K/6
PC13 3.65K/6
PC12 3.65K/6
PC11 3.65K/6
PC10 3.65K/6
PC9 3.65K/6
PC8 3.65K/6
PC7 3.65K/6
PC6 3.65K/6
PC5 3.65K/6
PC4 3.65K/6
PC3 3.65K/6
PC2 3.65K/6
PC1 3.65K/6

+VCC_GFX
Icmax=33A
OCP : 40A

+VCC_CORE
Icmax=94A
OCP : 112A

+VCC_CORE
Icmax=94A
OCP : 112A

