

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : IN3
- LAYER 7 : SGND1
- LAYER 8 : BOT

D/M Note Block Diagram -- Intel Huron River ULV

POWER	
DC/DC 3V_PCU, 5V_PCU, +15V	Page 31
REGULATOR (DDR3) 1.5V_SUS, 0.75V_DDR_VTT	Page 32
REGULATOR 1.05V&1.8V	Page 33
REGULATOR VCCSA	Page 34
CPU Core	Page 35
Charger	Page 36
RUN POWER SW/Discharge 5V_SUS, 3V_SS, 5V_SS +3V, +5V	Page 37







Table of Contents

PAGE	DESCRIPTION
01	LOCK DIAGRAM(UMA)
02	FRONT PAGE
03-06	Sandy Bridge
07-12	Cougar Point-PCH
13-14	DDRIII SO-DIMM
15	LCD/CAMERA
16	CRT/HDMI CONN
17	LAN-RTL8111E-VB-GR
18	AUDIO (CX20671-21Z, SPK)
19	SATA
20	USB X 3
21	Card Reader-RTS5209
22	WLAN
23	WWAN
24	KB/TP/FP
25	BT/G-SENSOR/TPM
26	FAN/Thermal
27	SW/LED/RFID_EEPROM
28	KBC IT8518/19
29	Screw Hole/EMI
30	Power Block Diagram
31	POWER_3V/5V (RT8206MGQW)
32	POWER_DDR3 (TPS51116)
33	POWER_1.05V&1.8V (OZ8117)
34	POWER_+VCCSA (OZ8117)
35	POWER_+VCC_CORE(ISL95831)
36	POWER_Charger (ISL88731A)
37	POWER_Discharge
38	Power On Sequence
39	BOM Matrix Table
40	Schematic Value Descript
41	EC RECORD DV
42	Power EC RECORD DV
43	
44	
45	
46	
47	

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	15,31,32,33,34,35,36,37	MAIN POWER		S0-S5
+3V_RTC	+3.0V~+3.3V	7,8,11,28	RTC		S0-S5
3VPCU	+3.3V	8,15,16,17,20,27,28,31,33,36,37	IT8518/19 POWER	3V5V_EN	S0-S5
5VPCU	+5V	15,29,31,32,33,34,36,37	DC/DC POWER IC SOURCE	3V5V_EN	S0-S5
+15V	+15V	15,25,31,32,37	LARGE POWER	3V5V_EN	S0-S5
LANVCC	+3.3V	17,37	LAN POWER	LAN_ON	
5V_S5	+5V	11,20,37	PCH SUS POWER	S5_ON	S0-S3
3V_S5	+3.3V	3,7,8,9,10,11,22,25,27,28,37	Sys Management,PCH Resume Well, USB,WLAN,WiMAX POWER	S5_ON	S0-S3
5VSUS	+5V	15,27,35,37	SLP_S4# CTRLD POWER	SUSON	S0-S3
3VSUS	+3.3V	32,37	SLP_S4# CTRLD POWER	SUSON	S0-S3
+1.5VSUS	+1.5V	3,11,13,14,32,37	DDR3 SODIMM POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	13,14,32,37	DDR3 SODIMM REFERENCE POWER	MAINON	S0
+5V	+5V	7,8,11,15,16,18,19,24,26,28,29,37	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	3,7,8,9,10,11,13,14,15,16,17,18,19,21,22,23,24,25,26,27,28,29	SLP_S3# CTRLD POWER	MAINON	S0
+VCC_GFX		5,35,37	VGA CORE POWER	MAINON	S0
+VCCSA	+0.8V~+0.9V	5,34,37	Sandy Bridge Power	MAINON	S0
+1.8V	+1.8V	5,8,11,33,37	LVDS,NVM POWER	MAINON	S0
+1.05V	+1.05V	3,5,7,8,9,11,33,37	Sandy Bridge VTT POWER/PCH CORE POWER	MAINON	S0
+VCC_CORE		5,6,35,37	CPU CORE POWER	VRON	S0
+LCDVCC	+3.3V	15	LCD Power	ENVDD	S0
+3V_HDD	+3V	19	ODD Power	ODD_5V_ON	S0
+5V_HDD	+5V	19	HDD Power	MAINON#	S0
BAT-V	+10V~+17V	36	MAIN BATTERY	CHG_PBATT	S0-S5
+1.5V_CPU	+1.5V	3,5,32,37	DDR3 1.5V Rails	PS_S3CNTRL	S0




eDP_COMP connect to PIN AF3 W:4mils/S:15mils/L: 500mils.
eDP_COMP connect to PIN AD2 W:12mils/S:15mils/L: 500mils.

PEG_COMP connect to PIN G3&G4 W:4mils/S:15mils/L: 500mils.
PEG_COMP connect to PIN G1 W:12mils/S:15mils/L: 500mils.

SM_DRAMPWROK Processor Input.




DDR3 DRAM RESET



- +1.5V/SUS (11,13,14,29,32,37)
- +1.05V (5,7,8,9,11,29,33,37)
- +1.0V CPU (6,29,32,37)
- 3V_S5 (7,8,9,10,11,22,25,28,37)
- +3V (7,8,9,10,11,13,14,15,16,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37)


DP & PEG Compensation



eDP_COMP and ICOMPIO signals should be shorted near balls and routed with typical impedance <25 mohms

PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms
PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms


Processor pull-up (CPU)



Quanta Computer Inc.
PROJECT D/M NOTE INTEL HURON RIVER

Size	Document Number	SNB 1/4 (PCIE&DMI&FDI)	Rev
	Custom		1A
Date:	Monday, January 31, 2011	Sheet	3 of 43

Sandy Bridge Processor (DDR3)




Sandy Bridge Processor (POWER)

330uF locate power side

Sandy Bridge Processor (GRAPHIC POWER)


05




SVID CLK



SVID DATA







SVID ALERT



- +VCC_CORE (6,29,35,37)
- +VCC_GFX (29,35,37)
- +VCCSA (34,37)
- +1.05V (3,7,8,11,29,33,37)
- +1.5V_CPU (3,29,32,37)
- +1.8V (8,11,33,37)
- DDR_VTTREF (13,14,32)

Quanta Computer Inc.
PROJECT D/M NOTE INTEL HURON RIVER

Size	Document Number	Rev
	Custom	1A
SNB 3/4 (POWER)		
Date:	Monday, January 31, 2011	Sheet 5 of 43



IC:SNB_2CBGA,1P0


IC:SNB_2CBGA,1P0

IC:SNB_2CBGA,1P0

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP





Cougar Point (DMI, FDI, PM)


Cougar Point (LVDS, DDI)

U30C


U30D




Layout note:
AC coupling capacitors of DP are placed on near connector



PCH Pull-high/low(CLG)





System PWR_OK(CLG)






- +1.05V (3,5,8,9,11,29,33,37)
- +3V_RTC (8,11,28)
- 3V_S5 (3,8,9,10,11,22,25,28,37)
- +3V (3,8,9,10,11,13,14,15,16,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37)
- +5V (11,15,16,18,19,24,26,29,37)

Cougar Point (HDA, JTAG, SATA)



08

RTC Circuitry(RTC)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella	No reboot mode setting	PWROK 0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R172 *1K_4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R482 *1K_4 R477 *10K_4 +3V
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R488 *330K_4 +3V_RTC
HDA_SDO	Flash Descriptor Security Only for Interposer	PWROK	0 = effective(Default: weak pull down) 1 = Override	ACZ_SDOUT R224 *1K_4 +3V_S5
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	0 = effective(Default: weak pull down) 1 = Override	[Need external pull-down for LPC BIOS]
GPIO19	Different from Calpella	Boot BIOS Selection 0 [bit-0]	PWROK	R442 *1K_4 R481 *1K_4 BBS_BIT0
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
DF_TV5	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V R416 2.2K_4 (3) PROC_SELECT# R418 1K_4 DF_TV5 (10)
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	3V_S5 R201 1K_4 ACZ_SYNC_R
GPIO15				GPIO15 R466 1K_4 +3V_S5
GPIO28	Different from Calpella	On-die PLL Voltage Regulator	RSMRST# 0 = Disable 1 = Enable (Default)	R192 *1K_4 PLL_ODVR_EN (10)
DSWVREN		0: disable 1: enable		

if default boot destination is SPI, no external pull-up/-down resistors on the board are necessary

HDA Bus(CLG)







Quanta Computer Inc.


PROJECT D/M NOTE INTEL HURON RIVER

Size: Document Number: **PCH 2/6 (SATA/HDA/SPI)** Rev: 1A





Date: Monday, January 31, 2011 Sheet: 8 of 43




CougarPoint_R1P0





CougarPoint_R1P0



Cougar Point (GPIO,VSS_NCTF,RSVD)



GPIO Pull-up/Pull-down(CLG)





3V_S5 (3,7,8,9,11,22,25,28,37)
+3V (3,7,8,9,11,13,14,15,16,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37)


BOARD ID SETTING

Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
SDV	0	0	0	0
SIV	0	0	0	1
SIT	0	0	1	0
SVT	0	0	1	1
SOVP	0	1	0	0

Model ID	MODEL_ID0
INTEL	0
AMD	1





TPM physical presence
PCH_GPIO57 Low: Default







IBEX PEAK-M (GND)


IBEX PEAK-M (GND)




Quanta Computer Inc.
 PROJECT D/M NOTE INTEL HURON RIVER

Size	Document Number	Rev
	PCH 6/6 (GND)	1A
Date:	Monday, January 31, 2011	Sheet 12 of 43






DDR3-DIMM1_H=6.0_RVS
 DDR-78279-001-RVS-204P
 DGMK4000005
 IC SOCKET DDR3 SODIMM(204P,H4.0,RVS)




DDR3-DIMM1_H=6.0_RVS
 DDR-78279-001-RVS-204P
 DGMK4000005
 IC SOCKET DDR3 SODIMM(204P,H4.0,RVS)

Place these Caps near So-Dimm1.





VREF DQ1 M1 Solution





Quanta Computer Inc.
 PROJECT D/M NOTE INTEL HURON RIVER

Size	Document Number	Rev
	Custom	1A
DDR3 DIMM1-RVS (4.0H)		
Date:	Monday, January 31, 2011	Sheet 14 of 43




(8,15,17,20,27,28,29,31,33,36,37) 3VPCU
 (3,7,8,9,10,11,13,14,15,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37) +3V
 (7,11,15,18,19,24,26,29,37) +5V



EC-DV-01



EMI reserve for HDMI








Quanta Computer Inc.
 PROJECT D/M NOTE INTEL HURON RIVER

Size Custom Document Number <Doc>
CRT/HDMI CONN Rev 1A

Date: Monday, January 31, 2011 Sheet 16 of 43



LAN: AR8151-BL1A-R






Note: To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX_3.3 pins must be powered by a rail that is not removed unless AC power is removed.

AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.





Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms). Place bypass caps very close to device.




+3V (3,7,8,9,10,11,13,14,15,16,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37)
+5V (7,11,15,16,19,24,26,28,37)




Port A: Headphone jack (jack shared with S/PDIF)
Port B: Internal analog mono or stereo MIC.
Port C: Microphone jack
Port G: Internal stereo speakers
Port J: Optional Internal stereo digital mic
Port H: S/PDIF (jack shared with headphone)







(3,7,8,9,10,11,13,14,15,16,18,21,22,23,24,25,26,27,28,29,31,32,33,34,35,37)
(7,11,15,16,18,24,26,29,37)




DC Current rating: 2 A (MAX)



DC Current rating: 3 A (MAX)




 Quanta Computer Inc. PROJECT D/M NOTE INTEL HURON RIVER		
Size	Document Number	Rev
	SATA	1A
Date:	Monday, January 31, 2011	Sheet 19 of 43

TPS2541 table

CTL1	CTL2	CTL3	Mode
0	0	X	Dedicated Charging Port, Auto-detect
0	1	X	Dedicated Charging Port, BC Specification 1.1 Only
1	0	X	Dedicated Charging Port, Apple Only
1	1	0	Standard Downstream Port, USB 2.0 Mode
1	1	1	Charging Downstream Port, BC Specification 1.1

Table 3 – TPS2541 Control Truth Table






IC current limit is 1.6A

70 mils (Iout=1.6A)

TPS2540/41

USB Connector




5V_S5 (11,37)
3VPCU (8,15,16,17,27,28,29,31,33,36,37)

Quanta Computer Inc.
PROJECT D/M NOTE INTEL HURON RIVER

Size Document Number
USB x 3


Date: Monday, January 31, 2011 Sheet 20 of 43 Rev 1A



Note:

SD/MMC	MS
SP1	SD D7
SP2	SD D6
SP3	SD D5
SP4	SD D4
SP5	MS BS
SP6	
SP7	MS D1
SP8	
SP9	MS D0
SP10	MS D2
SP11	
SP12	MS D3
SP13	
SP14	MS CLK
SP15	SD WP


4 IN 1 CARD READER



CARD READER SOCKET
DFHD11MR014
sdcard-cs1s-245-h-n-11p


It is recommended that mismatch trace length between CLK and DATA trace is 100 mils with maximum

Memory Card Power Supply








Use 0805 type and Trace width = 40 mil" at Card1_3V3


MiniCard WLAN connector



PCI-Express TX and RX direct to connector




SIM Card CONN







Layout Note:
UIM_RESET, UIM_CLK, UIM_DATA routing as short as possible

➡ +3V (3,7,8,9,10,11,13,14,15,16,18,19,21,22,24,25,26,27,28,29,31,32,33,34,35,37)
➡ +1.5V (11,22,32)





MiniCard WWAN connector



Quanta Computer Inc.
PROJECT D/M NOTE INTEL HURON RIVER


Size	Document Number	Rev
	WWAN	1A
Date:	Monday, January 31, 2011	Sheet 23 of 43

KEYBOARD




FINGER PRINTER for M NOTE


(7,11,15,16,18,19,26,29,37)
(3,7,8,9,10,11,13,14,15,16,18,19,21,22,23,25,26,27,28,29,31,32,33,34,35,37)




Touch pad




TRACK POINT




TRACK POINT/TOUCH PAD reset signal level shift




BLUETOOTH





G-SENSOR (2-Axial)





Discrete TPM for M NOTE




FANPWR = 1.6*VSET



+3V (3,7,8,9,10,11,13,14,15,16,18,19,21,22,23,24,25,27,28,29,31,32,33,34,35,37)
 +5V (7,11,15,16,18,19,24,29,37)




ADDRESS: 9AH




+3V	(3,7,8,9,10,11,13,14,15,16,18,19,21,22,23,24,25,26,28,29,31,32,33,34,35,37)
3VPCU	(8,15,16,17,20,28,29,31,33,36,37)
3V_S5	(3,7,8,9,10,11,22,25,28,37)
5VSUS	(15,35,37)


RFID




EC-SIT-10



LED Driver




POWER BUTTON















Quanta Computer Inc.

PROJECT D/M NOTE INTEL HURON RIVER

Size	Document Number	Rev
	SW/LED/RFID_EEPROM	1A
Date:	Monday, January 31, 2011	Sheet 27 of 43






- +1.5V_CPU (3,5,32,37)
- 3VPCU (8,15,16,17,20,27,28,31,33,36,37)
- +VCC_GFX (5,35,37)
- +3V (3,7,8,9,10,11,13,14,15,16,18,19,21,22,23,24,25,26,27,28,31,32,33,34,35,37)
- +5V (7,11,15,16,18,19,24,26,37)
- +1.5VSUS (3,11,13,14,32,37)
- 5VPCU (15,31,32,33,34,36,37)
- VIN (15,31,32,33,34,35,36,37)
- +VCC_CORE (5,6,35,37)
- +1.05V (3,5,7,8,9,11,33,37)

Quanta Computer Inc.
PROJECT D/M NOTE INTEL HURON RIVER


Size Document Number
Screw Hole/EMI

Date: Monday, January 31, 2011 Sheet 29 of 43

Rev 1A




(8,15,16,17,20,27,28,29,33,36,37) 3VPCU
 (15,29,32,33,34,36,37) 5VPCU
 (15,29,32,37) +15V
 (15,29,32,33,34,35,36,37) VIN




5VPCU
Fs = 400K
 Peak Current : 6.3A
 OCP : 8.2A


3VPCU
Fs = 500K
 Peak Current : 6.8A
 OCP : 9A

1.5VSUS
Fs=400K
Peak Current :12.2A
OCP :16A




For S3 Power Saving






Place these CAPs close to FETs

+1.05V_VTT
 Fs=250K
 TDC : 15.5A(I_{max})
 OCP : 20.2A





+1.8V
I_{out}=1.3A


GND close To Sandy Bridge Processor (POWER) side




+3.3V, +5V





3V_S5, 5V_S5




LANVCC



5VSUS





Revision History

Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
A1A		DV	Initial release	2010/12/03	2010/12/03

Schematic Value Explanation Description :

RESISTOR

Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005)					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K_6	5%		0603 (1608)				POP	1K ohm 5% SMD 0603 package and POP
1K_8	5%			0805 (2125)			POP	1K ohm 5% SMD 0805 package and POP
1K_12	5%				1206 (3216)		POP	1K ohm 5% SMD 1206 package and POP
1K_1210	5%					1210 (3225)	POP	1K ohm 5% SMD 1210 package and POP

CAPACITOR

Value	Voltage	Material	6				*	Description
*0.1U/10V/X5R_4	10V	X5R	0402 (1005)				DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7R_6	25V	X7R	0603 (1608)				POP	0.1UF 25V X7R SMD 0603 package POP

DM NOTE Schematic EC Tracking Record DV (for DV)XXXX. XX, 2010

EC #	Page	Date	Part Affected	Description
EC-DV-01	16	2010/11/17	U2000 and related schematic	Remove level shift and related schematic
EC-DV-02	05	2010/11/17	R11256	Follow Intel power delivery to add 10m ohm pull-up at VDDCQ
EC-DV-03	29	2010/11/17	HOLE10	Change HOLE10 footprint
EC-DV-04	20	2010/11/17	CN23	Change USB BTB connector to FFC type
EC-DV-05	17	2010/11/17	C11242	Change C11242 from 10P to 1000P and series with ESD part for ISN
EC-DV-06	28	2010/11/18	EC Pin#98, R11264, R11265	G-sensor ID select
EC-DV-07	17	2010/11/18	RV19	Change RV19 pop for ESD solution
EC-DV-08	18	2010/11/19	R916, R11216, R11266	Delete R916 and R11216, because AGND connect with DGND in GND layer
EC-DV-09	07	2010/11/22	RV8	Reserse for ESD
EC-DV-10	17	2010/11/22	RV17, RV18, C11243, C11246	Reserse for ESD
EC-DV-11	17	2010/11/22	U11005, U11006	Pin#5 connect LANVCC for ESD's request
EC-DV-12	18	2010/11/22	R281	reference CX20371-21Z CRB schematic to delete it
EC-DV-13	18	2010/11/22	R330	reference CX20371-21Z CRB schematic to delete it
EC-DV-14	18	2010/11/22	C11247	reference CX20371-21Z CRB schematic to add it
EC-DV-15	18	2010/11/22	R1283, C7373	reference Conexant combo jack latest CRB schematic to delete C7373 and change R1283 to 4.7K
EC-DV-16	18	2010/11/22	R11269	reference Conexant combo jack latest CRB schematic to add it
EC-DV-17	18	2010/11/22	R1290, C11248	reference Conexant combo jack latest CRB schematic to add C11248 and change R1290 to 200
EC-DV-18	18	2010/11/22	R11267, R11268	EMI request
EC-DV-19	20,28	2010/11/23	U47.6, U47.7, U15.79	EC can combine USB charger IC CB[0:1] pin to one signal CB[0]
EC-DV-20	24	2010/11/23	R209, R201	Change to 4.7K
EC-DV-21	24	2010/11/22	RV9, RV10	Reserse for ESD
EC-DV-22	24	2010/11/22	RV11, RV12	Reserse for ESD
EC-DV-23	27	2010/11/22	RV13, RV14, RV15	Reserse for ESD
EC-DV-24	27	2010/11/22	RV16	Reserse for ESD
EC-DV-25	24	2010/11/29	CN9	CN9 PIN8 connect to EC
EC-DV-26	27	2010/11/29	C12000	Add C12000 for Audio vendor suggestion

EC #	Page	Date	Part Affected	Description
EC-SIT-1	3,5,7,8,9,10, 11,15,17,18, 19,20,22,23, 24,25,27,28	11/01/26	R365,R353,R11,R66,R362,R8,R351,R219,R220, R236,R497,R284,R278,R207,R256,R468,R391, R392,R396,R387,R243,R193,R126,R277,R125, R410,R412,R407,R405,R226,R415,R411,R144, R190,R163,R241,R191,R130,R123,R398,R425, R89,R417,R428,R408,R399,R166,R414,R17, R170,R156,R301,R375,R43,R429,R426,R108, R107,R145,R146,R480,R476,R420,R138,R492, R491,R122,R120,R217,R218,R247,R248,R275, R95	Change some 0 ohm to short Pad
EC-SIT-2	8	11/01/19	U30	Change BT_DET# from U30.E40 GPIO54 to U30.V14 GPIO21
EC-SIT-3	8	11/01/25	C560,C564	vender advise to change from 15p to 18p, let XTAL more accuracy
EC-SIT-4	13	11/01/19	C575	Add 33p capacitor for RF requirement
EC-SIT-5	15	11/01/19	C520,C521,C522,C523,C524,C525,C526,C527	Reserve 0 ohm resistor for RF requirement
EC-SIT-6	16	11/01/24	C20,C5,C3,C16,C14,C4	Change 10P to 5.6P for signal quality
EC-SIT-7	18	11/01/19	C576,C577	Add 33p capacitor near IC for RF requirement
EC-SIT-8	20	11/01/19	RV2, RV3, RV17, U35	Replace RV2,RV3,RV17 to U35 for ESD requirement
EC-SIT-9	24	11/01/19	R512,R513,R514,R515,R516,R517,R518,R519	Reserve 0 ohm resistor for EMI requirement
EC-SIT-10	27	11/01/20	LED2,LED3,R313,R299,RV14,RV12,RV13,R314, R315,R311	Delete Battery and Suspend LED related schematic
EC-SIT-11	27	11/01/26	R15,R14,C32,C30	Delete Power Button LED related schematic