




7 H\_A#(31:3)  $\leftrightarrow$  H\_A#(31:3)  
 7 H\_REQ#(4:0)  $\leftrightarrow$  H\_REQ#(4:0)



7 H\_D#(63:0)  $\leftrightarrow$  H\_D#(63:0)



Comp0,2 connect with Zo=27.4 ohm, make trace length shorter than 0.5'.  
 Comp 1,3 connect with Zo=55 ohm, make trace length shorter than 0.5'.

Zo=55 ohm, 0.5" max for GTLREF

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



Note: Don't need for NAPA platform. But, it is exist on Alviso platform

<Variant Name>

Title : YONAH CPU (1)


ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2


Date: Thursday, December 22, 2005 Sheet 2 of 64

YUNAH FSB667			
LFM	TYP	HFM	
VCC	1.14V	1.2V	1.356V
	C4	C3	C0
ICC	0.9A	7.59A	27A

YUNAH FSB667			
Min	Typ	Max	
VCCP	0.997V	1.05V	1.102V
	Min	Typ	Max
ICCP			2.5A




VCCSENCE, VSSSENCE trace at 27.4 ohm with 50 mils spacing. Place PU and PD within 1" of CPU.



<Variant Name>


		Title : YONAH CPU (2)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet 3 of 64		




**Decoupling guide from INTEL**

VCCORE	22uF/10V	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs for CPU
	150uF	* 1pcs for CPU


### +VCCP Decoupling Capacitor (Place near CPU)



### SCREW HOLE




# FAN & THERMAL CONTROLLER







**100 DEGREE C  
THERMAL PROTECTION  
PLACE UNDER CPU**

## LPC DEBUG PORT




<Variant Name>

<b>ASUS</b>		<b>Title : FAN &amp; debug port</b>	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	<b>W7J</b>	1.2	
Date: Thursday, December 22, 2005	Sheet	5	of 64



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H






<Variant Name>

**Title : CLOCK GEN**



ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2


Date: Thursday, December 22, 2005 Sheet 6 of 64



2 H\_A#[31:3] H\_A#[31:3]  
 2 H\_REQ#[4:0] H\_REQ#[4:0]  
 2 H\_D#[63:0] H\_D#[63:0]







U39B

U39C

+1.5VS\_PCIE

RSVD

DDR MUXING

CFG

CLK

PM

MISC

NC

DMI

LVDS

PCI-EXPRESS GRAPHICS

TV

VGA

- RSVD\_1
- RSVD\_2
- RSVD\_3
- RSVD\_4
- RSVD\_5
- RSVD\_6
- RSVD\_7
- RSVD\_8
- TV\_DCONSEL\_0
- TV\_DCONSEL\_1
- RSVD\_11
- RSVD\_12
- RSVD\_13
- RSVD\_14
- RSVD\_15

- CFG\_0
- CFG\_1
- CFG\_2
- CFG\_3
- CFG\_4
- CFG\_5
- CFG\_6
- CFG\_7
- CFG\_8
- CFG\_9
- CFG\_10
- CFG\_11
- CFG\_12
- CFG\_13
- CFG\_14
- CFG\_15
- CFG\_16
- CFG\_17
- CFG\_18
- CFG\_19
- CFG\_20

- PM\_EXTTS#0
- PM\_EXTTS#1
- PM\_EXTTS#
- PM\_THRMTRIP#
- VRM\_PWRGD
- BUF\_PLT\_RST#
- MCH\_SYNC#
- CLK\_REQ\_MCH#

- NC0
- NC1
- NC2
- NC3
- NC4
- NC5
- NC6
- NC7
- NC8
- NC9
- NC10
- NC11
- NC12
- NC13
- NC14
- NC15
- NC16
- NC17
- NC18

- B\_MCH
- G\_MCH
- R\_MCH
- CVBS\_MCH
- Y\_MCH
- C\_MCH

- SM\_CK\_0
- SM\_CK\_1
- SM\_CK\_2
- SM\_CK\_3
- SM\_CKE\_0
- SM\_CKE\_1
- SM\_CKE\_2
- SM\_CKE\_3
- SM\_CS#\_0
- SM\_CS#\_1
- SM\_CS#\_2
- SM\_CS#\_3
- SM\_ODDCOMP\_0
- SM\_ODDCOMP\_1
- SM\_ODT\_0
- SM\_ODT\_1
- SM\_ODT\_2
- SM\_ODT\_3
- SM\_RCMP#
- SM\_VREF\_1
- G\_CLKIN#
- D\_REFLCKIN#
- D\_REFSCLKIN#
- D\_REFSCLKIN#
- DMI\_RXN\_0
- DMI\_RXN\_1
- DMI\_RXN\_2
- DMI\_RXN\_3
- DMI\_RXP\_0
- DMI\_RXP\_1
- DMI\_RXP\_2
- DMI\_RXP\_3
- DMI\_TXN\_0
- DMI\_TXN\_1
- DMI\_TXN\_2
- DMI\_TXN\_3
- DMI\_RXP\_0
- DMI\_RXP\_1
- DMI\_RXP\_2
- DMI\_RXP\_3
- DMI\_TXN\_0
- DMI\_TXN\_1
- DMI\_TXN\_2
- DMI\_TXN\_3

- DCLK0
- DCLK1
- DCLK2
- DCLK3
- DCLK0#
- DCLK1#
- DCLK2#
- DCLK3#
- SCKE0
- SCKE1
- SCKE2
- SCKE3
- SCS0#
- SCS1#
- SCS2#
- SCS3#
- M\_OCDCOMP0
- M\_OCDCOMP1
- ODT0
- ODT1
- ODT2
- ODT3
- M\_RCOMP
- M\_RCOMP
- VTT\_REF
- CLK\_MCH\_3GPLL#
- CLK\_MCH\_3GPLL#
- DREFCLK#
- DREFCLK#
- DREFCLKSS#
- DREFCLKSS#
- DMI\_TXN0
- DMI\_TXN1
- DMI\_TXN2
- DMI\_TXN3
- DMI\_TXP0
- DMI\_TXP1
- DMI\_TXP2
- DMI\_TXP3
- DMI\_RXN0
- DMI\_RXN1
- DMI\_RXN2
- DMI\_RXN3
- DMI\_RXP0
- DMI\_RXP1
- DMI\_RXP2
- DMI\_RXP3






- L\_BKLTCTL
- L\_BKLTEN
- L\_CLK\_CTLA
- L\_DATA\_CTLB
- L\_DDC\_CLK
- L\_DDC\_DATA
- L\_IBG
- L\_VBG
- L\_VDDEN
- L\_VREFH
- L\_VREFL
- LA\_CLK#
- LA\_CLK
- LA\_DATA#\_0
- LA\_DATA#\_1
- LA\_DATA#\_2
- LA\_DATA\_0
- LA\_DATA\_1
- LA\_DATA\_2
- TV\_DACA\_OUT
- TV\_DACB\_OUT
- TV\_DACC\_OUT
- TV\_IREF
- TV\_IRTNA
- TV\_IRTNB
- TV\_IRTNC
- CRT\_BLUE
- CRT\_BLUE#
- CRT\_GREEN
- CRT\_GREEN#
- CRT\_RED
- CRT\_RED#
- CRT\_DDC\_CLK
- CRT\_DDC\_DATA
- CRT\_HSYNC
- CRT\_IREF
- CRT\_VSYNC

- EXP\_A\_COMPI
- EXP\_A\_COMPO
- EXP\_A\_RXN\_0
- EXP\_A\_RXN\_1
- EXP\_A\_RXN\_2
- EXP\_A\_RXN\_3
- EXP\_A\_RXN\_4
- EXP\_A\_RXN\_5
- EXP\_A\_RXN\_6
- EXP\_A\_RXN\_7
- EXP\_A\_RXN\_8
- EXP\_A\_RXN\_9
- EXP\_A\_RXN\_10
- EXP\_A\_RXN\_11
- EXP\_A\_RXN\_12
- EXP\_A\_RXN\_13
- EXP\_A\_RXN\_14
- EXP\_A\_RXN\_15
- EXP\_A\_RXP\_0
- EXP\_A\_RXP\_1
- EXP\_A\_RXP\_2
- EXP\_A\_RXP\_3
- EXP\_A\_RXP\_4
- EXP\_A\_RXP\_5
- EXP\_A\_RXP\_6
- EXP\_A\_RXP\_7
- EXP\_A\_RXP\_8
- EXP\_A\_RXP\_9
- EXP\_A\_RXP\_10
- EXP\_A\_RXP\_11
- EXP\_A\_RXP\_12
- EXP\_A\_RXP\_13
- EXP\_A\_RXP\_14
- EXP\_A\_RXP\_15
- EXP\_A\_TXN\_0
- EXP\_A\_TXN\_1
- EXP\_A\_TXN\_2
- EXP\_A\_TXN\_3
- EXP\_A\_TXN\_4
- EXP\_A\_TXN\_5
- EXP\_A\_TXN\_6
- EXP\_A\_TXN\_7
- EXP\_A\_TXN\_8
- EXP\_A\_TXN\_9
- EXP\_A\_TXN\_10
- EXP\_A\_TXN\_11
- EXP\_A\_TXN\_12
- EXP\_A\_TXN\_13
- EXP\_A\_TXN\_14
- EXP\_A\_TXN\_15
- EXP\_A\_TXP\_0
- EXP\_A\_TXP\_1
- EXP\_A\_TXP\_2
- EXP\_A\_TXP\_3
- EXP\_A\_TXP\_4
- EXP\_A\_TXP\_5
- EXP\_A\_TXP\_6
- EXP\_A\_TXP\_7
- EXP\_A\_TXP\_8
- EXP\_A\_TXP\_9
- EXP\_A\_TXP\_10
- EXP\_A\_TXP\_11
- EXP\_A\_TXP\_12
- EXP\_A\_TXP\_13
- EXP\_A\_TXP\_14
- EXP\_A\_TXP\_15

- PEG\_RXN0
- PEG\_RXN1
- PEG\_RXN2
- PEG\_RXN3
- PEG\_RXN4
- PEG\_RXN5
- PEG\_RXN6
- PEG\_RXN7
- PEG\_RXN8
- PEG\_RXN9
- PEG\_RXN10
- PEG\_RXN11
- PEG\_RXN12
- PEG\_RXN13
- PEG\_RXN14
- PEG\_RXN15
- PEG\_RXP0
- PEG\_RXP1
- PEG\_RXP2
- PEG\_RXP3
- PEG\_RXP4
- PEG\_RXP5
- PEG\_RXP6
- PEG\_RXP7
- PEG\_RXP8
- PEG\_RXP9
- PEG\_RXP10
- PEG\_RXP11
- PEG\_RXP12
- PEG\_RXP13
- PEG\_RXP14
- PEG\_RXP15
- PEG\_TXN0
- PEG\_TXN1
- PEG\_TXN2
- PEG\_TXN3
- PEG\_TXN4
- PEG\_TXN5
- PEG\_TXN6
- PEG\_TXN7
- PEG\_TXN8
- PEG\_TXN9
- PEG\_TXN10
- PEG\_TXN11
- PEG\_TXN12
- PEG\_TXN13
- PEG\_TXN14
- PEG\_TXN15
- PEG\_TXP0
- PEG\_TXP1
- PEG\_TXP2
- PEG\_TXP3
- PEG\_TXP4
- PEG\_TXP5
- PEG\_TXP6
- PEG\_TXP7
- PEG\_TXP8
- PEG\_TXP9
- PEG\_TXP10
- PEG\_TXP11
- PEG\_TXP12
- PEG\_TXP13
- PEG\_TXP14
- PEG\_TXP15

CALISTOGA\_Q137

CALISTOGA\_Q137



<Variant Name>

**ASUS** Title : Calistoga - DDR/PEG (2)

ASUSTek COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 8 of 64



15 M\_A\_DQ[0:63]

U39D




DDR SYSTEM MEMORY A

CALISTOGA\_Q137



13,14 M\_B\_DQ[0:63]

U39E



DDR SYSTEM MEMORY B

CALISTOGA\_Q137





<Variant Name>

**ASUS** Title : Calistoga -- DDR bus (3)


ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2





Date: Thursday, December 22, 2005 Sheet 9 of 64



NOTE: 0.1uF caps in 1.5VS\_XPLL need to be located as edge caps within 200 mils.



VCCA\_DPLL<50mA  
VCCA\_DPLL<50mA  
VCCA\_HPLL<45mA



<Variant Name>

Title : Calistoga -- POWER (4)

ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2
Date: Thursday, December 22, 2005	Sheet 10 of 64	

U39J

J11	VSS_273	VSS_180	AT23
D11	VSS_274	VSS_181	AN23
B11	VSS_275	VSS_182	AM23
AV10	VSS_276	VSS_183	AC23
AL10	VSS_277	VSS_184	W23
A110	VSS_279	VSS_185	K23
AG10	VSS_280	VSS_187	J23
AC10	VSS_281	VSS_188	F23
WH10	VSS_282	VSS_189	CA22
LH10	VSS_283	VSS_190	Y33
BA9	VSS_284	VSS_191	K22
AW9	VSS_285	VSS_192	G22
AR9	VSS_286	VSS_193	F22
AH9	VSS_287	VSS_194	E22
AB9	VSS_288	VSS_195	D22
Y9	VSS_289	VSS_196	A22
R9	VSS_290	VSS_197	BA21
G9	VSS_291	VSS_198	AV21
E9	VSS_292	VSS_199	AR21
A9	VSS_293	VSS_200	AN21
AG8	VSS_294	VSS_201	AL21
AD8	VSS_295	VSS_202	AB21
AA8	VSS_296	VSS_203	Y21
K8	VSS_297	VSS_204	P21
U8	VSS_298	VSS_205	K21
C8	VSS_299	VSS_206	J21
BA7	VSS_300	VSS_207	H21
AV7	VSS_301	VSS_208	C21
AP7	VSS_302	VSS_209	AW20
AL7	VSS_303	VSS_210	AV20
AJ7	VSS_304	VSS_211	AM20
AH7	VSS_305	VSS_212	AA20
AF7	VSS_306	VSS_213	K20
AC7	VSS_307	VSS_214	B20
R7	VSS_308	VSS_215	A20
CT	VSS_309	VSS_216	E30
D7	VSS_310	VSS_217	AT29
U6	VSS_311	VSS_218	W19
AG6	VSS_312	VSS_219	K19
AD6	VSS_313	VSS_220	G19
AB6	VSS_314	VSS_221	C19
Y6	VSS_315	VSS_222	AH18
N6	VSS_316	VSS_223	P18
K6	VSS_317	VSS_224	H18
H6	VSS_318	VSS_225	D18
B6	VSS_319	VSS_226	A18
AV5	VSS_320	VSS_227	AY17
AF5	VSS_321	VSS_228	AR17
AY4	VSS_322	VSS_229	AV17
AR4	VSS_323	VSS_230	AM17
AP4	VSS_324	VSS_231	AK17
AL4	VSS_325	VSS_232	AV16
AJ4	VSS_326	VSS_233	AN16
Y4	VSS_327	VSS_234	AL16
U4	VSS_328	VSS_235	J16
R4	VSS_329	VSS_236	F16
J4	VSS_330	VSS_237	C16
Y4	VSS_331	VSS_238	AN15
F4	VSS_332	VSS_239	AM15
C4	VSS_333	VSS_240	AK15
AV3	VSS_334	VSS_241	N15
AW3	VSS_335	VSS_242	M15
AA3	VSS_336	VSS_243	L15
AD3	VSS_337	VSS_244	B15
AH3	VSS_338	VSS_245	A15
AG3	VSS_339	VSS_246	BA14
AF3	VSS_340	VSS_247	AT14
AD3	VSS_341	VSS_248	AK14
AA3	VSS_342	VSS_249	AD14
G3	VSS_343	VSS_250	A14
AT2	VSS_344	VSS_251	U14
AR2	VSS_345	VSS_252	K14
AP2	VSS_346	VSS_253	H14
AK2	VSS_347	VSS_254	E14
AJ2	VSS_348	VSS_255	AV13
AD2	VSS_349	VSS_256	AR13
AB2	VSS_350	VSS_257	AN13
Y2	VSS_351	VSS_258	AM13
U2	VSS_352	VSS_259	AL13
T2	VSS_353	VSS_260	AG13
N2	VSS_354	VSS_261	P13
J2	VSS_355	VSS_262	D13
H2	VSS_356	VSS_263	B13
F2	VSS_357	VSS_264	AY12
C2	VSS_358	VSS_265	AC12
AV1	VSS_359	VSS_266	K12
AL1	VSS_360	VSS_267	H12
		VSS_268	E12
		VSS_269	AD11
		VSS_270	AA11
		VSS_271	Y11
		VSS_272	

CALISTOGA\_Q137

U39I

AK34	VSS_97	VSS_0	AC41
AG34	VSS_98	VSS_1	AA41
AF34	VSS_99	VSS_2	W41
AE34	VSS_100	VSS_3	T41
AC34	VSS_101	VSS_4	M41
G34	VSS_102	VSS_5	J41
AW33	VSS_103	VSS_6	F41
AV33	VSS_104	VSS_7	Y41
AR33	VSS_105	VSS_8	AV40
AE33	VSS_106	VSS_9	AP40
AB33	VSS_107	VSS_10	AN40
Y33	VSS_108	VSS_11	AK40
V33	VSS_109	VSS_12	AL40
T33	VSS_110	VSS_13	AH40
R33	VSS_111	VSS_14	AG40
M33	VSS_112	VSS_15	AF40
H33	VSS_113	VSS_16	AE40
G33	VSS_114	VSS_17	B40
F33	VSS_115	VSS_18	AY39
D33	VSS_116	VSS_19	AW39
B33	VSS_117	VSS_20	AV39
AH32	VSS_118	VSS_21	AR39
AG32	VSS_119	VSS_22	AN39
AF32	VSS_120	VSS_23	AJ39
AE32	VSS_121	VSS_24	AC39
AC32	VSS_122	VSS_25	AB39
G32	VSS_123	VSS_26	AA39
W32	VSS_124	VSS_27	Y39
V32	VSS_125	VSS_28	W39
U32	VSS_126	VSS_29	V39
T32	VSS_127	VSS_30	U39
R32	VSS_128	VSS_31	P39
M32	VSS_129	VSS_32	N39
H32	VSS_130	VSS_33	M39
G32	VSS_131	VSS_34	L39
F32	VSS_132	VSS_35	AB24
D32	VSS_133	VSS_36	AA24
C32	VSS_134	VSS_37	Y24
B32	VSS_135	VSS_38	G39
Y29	VSS_136	VSS_39	F39
T29	VSS_137	VSS_40	D39
R29	VSS_138	VSS_41	AT38
M29	VSS_139	VSS_42	AM38
H29	VSS_140	VSS_43	AH38
G29	VSS_141	VSS_44	AG38
F29	VSS_142	VSS_45	AF38
C29	VSS_143	VSS_46	AE38
B29	VSS_144	VSS_47	C38
A29	VSS_145	VSS_48	AK37
BA28	VSS_146	VSS_49	AH37
AV28	VSS_147	VSS_50	AP37
AR28	VSS_148	VSS_51	AA37
AM28	VSS_149	VSS_52	Y37
AK28	VSS_150	VSS_53	W37
AG28	VSS_151	VSS_54	V37
AF28	VSS_152	VSS_55	T37
AC28	VSS_153	VSS_56	R37
G28	VSS_154	VSS_57	P37
W28	VSS_155	VSS_58	N37
V28	VSS_156	VSS_59	M37
U28	VSS_157	VSS_60	L37
T28	VSS_158	VSS_61	J37
R28	VSS_159	VSS_62	H37
M28	VSS_160	VSS_63	G37
H28	VSS_161	VSS_64	F37
G28	VSS_162	VSS_65	D37
F28	VSS_163	VSS_66	AY36
D28	VSS_164	VSS_67	AW36
C28	VSS_165	VSS_68	AV36
B28	VSS_166	VSS_69	AA36
Y25	VSS_167	VSS_70	AB36
T25	VSS_168	VSS_71	AF36
R25	VSS_169	VSS_72	AE36
M25	VSS_170	VSS_73	AC36
H25	VSS_171	VSS_74	C36
G25	VSS_172	VSS_75	B36
F25	VSS_173	VSS_76	BA35
D25	VSS_174	VSS_77	AV35
C25	VSS_175	VSS_78	AR35
B25	VSS_176	VSS_79	AH35
Y22	VSS_177	VSS_80	AB35
T22	VSS_178	VSS_81	AA35
R22	VSS_179	VSS_82	Y35
M22		VSS_83	W35
H22		VSS_84	V35
G22		VSS_85	T35
F22		VSS_86	R35
D22		VSS_87	P35
C22		VSS_88	N35
B22		VSS_89	M35
Y21		VSS_90	L35
T21		VSS_91	J35
R21		VSS_92	H35
M21		VSS_93	G35
H21		VSS_94	F35
G21		VSS_95	D35
F21		VSS_96	AN34


CALISTOGA\_Q137

+VCCP

U39G

AD27	VCC_NCTF0	VSS_NCTF0	AE27
AB27	VCC_NCTF1	VSS_NCTF1	AE26
AA27	VCC_NCTF2	VSS_NCTF2	AE24
Y27	VCC_NCTF3	VSS_NCTF3	AE23
W27	VCC_NCTF5	VSS_NCTF5	AE22
V27	VCC_NCTF6	VSS_NCTF6	AE21
U27	VCC_NCTF7	VSS_NCTF7	AE20
T27	VCC_NCTF8	VSS_NCTF8	AE18
R27	VCC_NCTF9	VSS_NCTF9	AC17
AD26	VCC_NCTF10	VSS_NCTF10	Y17
AC26	VCC_NCTF11	VSS_NCTF11	Y17
AB26	VCC_NCTF12	VSS_NCTF12	U17
AA26	VCC_NCTF13		
Y26	VCC_NCTF14		
W26	VCC_NCTF15		
V26	VCC_NCTF16		
U26	VCC_NCTF18		
T26	VCC_NCTF18		
R26	VCC_NCTF19		
AD25	VCC_NCTF20	VCCAUX_NCTF0	AG27
AC25	VCC_NCTF21	VCCAUX_NCTF1	AG27
AB25	VCC_NCTF22	VCCAUX_NCTF2	AG26
AA25	VCC_NCTF23	VCCAUX_NCTF3	AG25
Y25	VCC_NCTF24	VCCAUX_NCTF4	AG25
W25	VCC_NCTF25	VCCAUX_NCTF5	AG24
V25	VCC_NCTF26	VCCAUX_NCTF7	AG24
U25	VCC_NCTF27	VCCAUX_NCTF8	AG23
T25	VCC_NCTF28	VCCAUX_NCTF9	AG22
R25	VCC_NCTF29	VCCAUX_NCTF10	AG22
AD24	VCC_NCTF30	VCCAUX_NCTF11	AG22
AC24	VCC_NCTF31	VCCAUX_NCTF12	AG21
AB24	VCC_NCTF32	VCCAUX_NCTF13	AG21
AA24	VCC_NCTF33	VCCAUX_NCTF14	AG20
Y24	VCC_NCTF34	VCCAUX_NCTF15	AG20
W24	VCC_NCTF35	VCCAUX_NCTF16	AG19
V24	VCC_NCTF36	VCCAUX_NCTF17	AG19
U24	VCC_NCTF37	VCCAUX_NCTF18	AG19
T24	VCC_NCTF38	VCCAUX_NCTF19	AG18
R24	VCC_NCTF39	VCCAUX_NCTF20	AG18
AD23	VCC_NCTF40	VCCAUX_NCTF21	AG18
AC23	VCC_NCTF41	VCCAUX_NCTF22	AG17
AB23	VCC_NCTF42	VCCAUX_NCTF23	AG17
AA23	VCC_NCTF43	VCCAUX_NCTF24	AG17
Y23	VCC_NCTF44	VCCAUX_NCTF25	AG17
W23	VCC_NCTF45	VCCAUX_NCTF26	AG17
V23	VCC_NCTF46	VCCAUX_NCTF27	AG17
U23	VCC_NCTF47	VCCAUX_NCTF28	AG17
T23	VCC_NCTF48	VCCAUX_NCTF29	AG17
R23	VCC_NCTF49	VCCAUX_NCTF30	AG17
AD22	VCC_NCTF50	VCCAUX_NCTF31	AG16
AC22	VCC_NCTF51	VCCAUX_NCTF32	AG16
AB22	VCC_NCTF52	VCCAUX_NCTF33	AG16
AA22	VCC_NCTF53	VCCAUX_NCTF34	AG16
Y22	VCC_NCTF54	VCCAUX_NCTF35	AG16
W22	VCC_NCTF55	VCCAUX_NCTF36	AG16
V22	VCC_NCTF56	VCCAUX_NCTF37	AG16
U22	VCC_NCTF57	VCCAUX_NCTF38	AG16
T22	VCC_NCTF58	VCCAUX_NCTF39	AG16
R22	VCC_NCTF59	VCCAUX_NCTF40	AG16
AD21	VCC_NCTF60	VCCAUX_NCTF41	AG16
AC21	VCC_NCTF61	VCCAUX_NCTF42	AG16
AB21	VCC_NCTF62	VCCAUX_NCTF43	AG16
AA21	VCC_NCTF63	VCCAUX_NCTF44	AG16
Y21	VCC_NCTF64	VCCAUX_NCTF45	AG15
W21	VCC_NCTF65	VCCAUX_NCTF46	AG15
V21	VCC_NCTF66	VCCAUX_NCTF47	AG15
U21	VCC_NCTF67	VCCAUX_NCTF48	AG15
T21	VCC_NCTF68	VCCAUX_NCTF49	AG15
R21	VCC_NCTF69	VCCAUX_NCTF50	AG15
AD20	VCC_NCTF70	VCCAUX_NCTF51	AG15
AC20	VCC_NCTF71	VCCAUX_NCTF52	AG15
AB20	VCC_NCTF72	VCCAUX_NCTF53	AG15
AA20		VCCAUX_NCTF54	AG15
Y20		VCCAUX_NCTF55	AG15
W20		VCCAUX_NCTF56	AG15
V20		VCCAUX_NCTF57	AG15

NCTF



<Variant Name>



**ASUS** Title : Calistoga-- GND (5)

ASUSTek COMPUTER INC Engineer:




Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 11 of 64


Should be placed near BA15



HIGH = LANES REVERSED








Layout Note: Place these Caps near Memory Module



- 9,14 M\_B\_DM[0:7] M\_B\_DM[0:7]
- 9,14 M\_B\_DQS[0:7] M\_B\_DQS[0:7]
- 9,14 M\_B\_DQS#[0:7] M\_B\_DQS#[0:7]
- 9,14,16 M\_B\_A[0:13] M\_B\_A[0:13]
- 9,14 M\_B\_DQ[0:63] M\_B\_DQ[0:63]

Place either terminator on each side



<Variant Name>











**Title : DDRON BOARD(TOP)**

ASUSTeK COMPUTER INC **Engineer:**

Size	Project Name	Rev
Custom	<b>W7J</b>	1.2

Date: Thursday, December 22, 2005 Sheet 13 of 64







<Variant Name>

**ASUS** Title : DDR2 ON BOARD(BOT)

ASUSTek COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 14 of 64




**Top SO-DIMM:  
12-025122005**

Layout Note: Place these Caps near SO DIMM 1



Layout Note: Place these Caps near SO DIMM 1



**TOP SIDE:  
Channel A**

<Variant Name>


**Title :DDR2 SO-DIMM**

ASUSTek COMPUTER INC      **Engineer:**


Size	Project Name	Rev
Custom	<b>W7J</b>	1.2

Date: Thursday, December 22, 2005      Sheet 15 of 64










- M\_A\_A[0..13] 9,15
- M\_A\_BS#[0..2] 9,15
- M\_B\_A[0..13] 9,13,14
- M\_B\_BS#[0..2] 9,13,14
- SCKE[0..3] 8,13,14,15
- ODT[0..3] 8,13,14,15










Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS














### FBA CMD/ADDR Termination



<Variant Name>




ASUSTeK COMPUTER INC Engineer:

Size Project Name Rev

Custom W7J 1.2

Date: Thursday, December 22, 2005 Sheet 22 of 64







### LCD CONNECTOR

Place close to CON16


As short as possible



### INVERTOR CONNECTOR

<Variant Name>

# TV OUT



20	DAC_R	2	R6886	00hm	VGA_R	2	R6886	(no_stuff)	R_MCH	8
20	DAC_G	2	R6887	00hm	VGA_G	2	R6887	(no_stuff)	G_MCH	8
20	DAC_B	2	R6888	00hm	VGA_B	2	R6888	(no_stuff)	B_MCH	8
20	DAC_HSYNC	2	R6889	00hm	VGA_H	2	R6889	(no_stuff)	HSYNC_MCH	8
20	DAC_VSYNC	2	R6892	00hm	VGA_V	2	R6892	(no_stuff)	VSYNC_MCH	8
20		2	R6894	00hm		2	R6895	00hm		8


<Variant Name>

**Title : CRT & TV-Out**

ASUSTek COMPUTER INC **Engineer:**

Size	Project Name	Rev
Custom	<b>W7J</b>	1.2

Date: Thursday, December 22, 2005 Sheet 24 of 64



**SATA:**  
Distance between the ICH7 and cap on the "P" signal should be identical distance between the ICH7 and cap on the "N" signal for same pair.



Place R1092 within 500 mils of ICH ball

Layout note: R1091 needs to be placed within 2" of ICH7, R1089 MUST BE PLACED WITHIN 2" OF R1091 w/o stub.

SATA if it non-used,  
1)SATA[0:3]RXpn SATABIAS,SATABIAS# and SATA\_CLKpn should be PD.  
2)SATA[0:3]TXpn and SATALED# NO connect.

IDE\_PDD[0..15] IDE\_PDD[0..15] 42

**RTC BAT**



<Variant Name>

**ASUS** Title : ICH7-M (1)

ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2
Date: Thursday, December 22, 2005		Sheet 25 of 64




36 PCI\_AD[0..31] PCI\_AD[0..31]

ICH7 Boot BIOS select




	GNT#3	GNT#4	GNT#4
LPC	11	1	1
PCI	10	1	0
SP1	01	0	1

(default)

GNT#3 without PD, if NOT top-block swap(inter high)



The signal has a weak internal pull down. If the signal is sampled high, this indicates that the system is strapped to the " No Reboot" mode.




<Variant Name>

**ASUS** Title: ICH7M--(3)

ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 27 of 64




**ASUS** Title : ICH7M-PWR/GND (4)

ASUSTeK COMPUTER INC Engineer:





Size	Project Name	Rev
Custom	<b>W7J</b>	1.2
Date: Thursday, December 22, 2005		Sheet 28 of 64





**74HC74 TRUTH TABLE**





PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'









# MIC PreAmp & Mic Jack





<Variant Name>

<b>ASUS</b>		<b>Title : MIC PREAMP &amp; INT MIC</b>	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	<b>W7J</b>	1.2	
Date: Thursday, December 22, 2005		Sheet	31 of 64




GAIN0	GAIN1	SE/BTL#	Av (inv)
0	0	0	6 dB
0	1	0	1.0 dB
1	0	0	15.6 dB
1	1	0	21.6 dB
X	X	1	4.1 dB



Can be substituted by UM6K1N or SI1902DL

Substitute by a 1uF/25V(0805) 11-032110520



JACK_IN#	OPTIC_HP#	SPDIF
L	H	LINE OUT
L	L	NO CONNECT
H	H	NO CONNECT



<Variant Name>

<b>ASUS</b>		<b>Title : SPDIF JACK</b>	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	<b>W7J</b>	1.2	
Date: Thursday, December 22, 2005		Sheet	33 of 64



TESTBI/BADD PIN LPC ADDRESS SELTE High 4E h, LOW 2E h.  
 TEST PIN For normal operation, connect TESTI to GND.  
 PP PIN is connected to VDD, some special commands are enabled.



<Variant Name>


		Title : TPM 1.2	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet 34 of 64		

as close as possible to R5C832





AVCC\_PHY3V\_1  
AVCC\_PHY3V\_2  
AVCC\_PHY3V\_3  
AVCC\_PHY3V\_4

AS CLOSE AS POSSIBLE TO R5C832



AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.



```
MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE
```

```
MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
MS Power Control
MDIO07--> SD External Clock/
MS External Clock
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3
```


<Variant Name>

**Title :** RICOH R5C832/PCI\_A



ASUSTek COMPUTER INC **Engineer:**

Size	Project Name	Rev
Custom	W7J	1.2


Date: Thursday, December 22, 2005 Sheet 35 of 64








**SD/MMC/MS/MS-PRO Card Reader Socket**



- MDIO00--> SD Card Detect
- MDIO01--> MS Card Detect
- MDIO03--> SD Write Protect
- MDIO04--> SD Card Power0 Control/MS Power Control
- MDIO08--> SD Command/MS Bus State
- MDIO09--> SD Clock/MS Clock
- MDIO10--> SD Data 0/MS Data 0
- MDIO11--> SD Data 1/MS Data 1
- MDIO12--> SD Data 2/MS Data 2
- MDIO13--> SD Data 3/MS Data 3


- MDIO02--> xDCE#
- MDIO05--> SD Power Control 1 / xDWP
- MDIO06--> xD/MS/SD LED Control
- MDIO14--> xD Data
- MDIO15--> xD Data
- MDIO16--> xD Data
- MDIO17--> xD Data
- MDIO18--> xD CLE
- MDIO19--> xD ALE










<Variant Name>

<b>ASUS</b>		<b>Title :</b> CardReader
ASUSTek COMPUTER INC		<b>Engineer:</b>
Size Custom	Project Name <b>W7J</b>	Rev 1.2
Date: Thursday, December 22, 2005		Sheet 37 of 64






SWAP






# AZALIA MDC Connector




<Variant Name>

<b>ASUS</b>		Title : RJ11+45 , MDC	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005		Sheet	39 of 64





### Mini Card Latch





<Variant Name>

**ASUS** Title : MINICARD ( 802.11 )


ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2


Date: Thursday, December 22, 2005 Sheet 41 of 64




HD\_CSEL GND-->master  
 CD\_CSEL GND-->slave







ICH7-M



ICH7-M

Terminal Sensor,  
Clock Generator  
DDR2 SO-DIMM  
EXPRESS CARD  
MINI-CARD

<Variant Name>

**ASUS** Title : FWH , SM BUS

ASUSTek COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 43 of 64

# KEYBOARD CNT

**P2.1 Low : Power Button Override disable**  
**Input Event only at P54, P55, P60 - P67**


**P50, P43, P54, P55 are wake-up event inputs when KBC in standby mode**



EC should set OP\_SD low in S3, keep from leakage.

P54, P55, P43, P50 are wake-up event inputs when KBC in standby mode

KID1	KID0	Matrix
0	0	US
1	1	UK
0	1	JP




<Variant Name>

**Title : KBC M38857**




ASUSTek COMPUTER INC **Engineer:**

Size	Project Name	Rev
Custom	<b>W7J</b>	1.2

Date: Thursday, December 22, 2005 Sheet 44 of 64




### Bluetooth Module Connector




<Variant Name>

<b>ASUS</b>		<b>Title : USB * 3ports &amp; BT</b>	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	<b>W7J</b>	1.2	
Date: Thursday, December 22, 2005		Sheet	45 of 64


# Internal Keyboard Connector




# LEDs




# Touch Pad Connector



# Touch Pad LED




# DC-IN



Co-Layout

# EXT BOARD


## LID\_SW\_BD CN




```
wireless
-----
right on ---> active high
left off ---> active low

WB_AP
-----
right off ---> active high
left on ---> active low
```


# Battery Connector



## Power Switch



## CCD Board



<Variant Name>



**ASUS** Title: DCIN,BATT CON,EXT BOARD

ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 47 of 64

# Discharge




# Poewr List

+3VA	25,29,47,54,63
+3VSUS	26,27,28,29,32,38,41,51
+5VA	51,54,60
+5VSUS	28,51,60
+3V	26,29,39,40,41,44,54,61
+5V	16,30,32,37,44,45,46,47,59,61
+12V	27,32,33,61
+3VS	5,6,8,10,12,15,17,20,21,23,24,27,28,29,30,34,35,36,37,38,40,41,42,43,44,45,46,50,52,60,61
+5VS	5,24,28,29,30,32,33,42,43,44,46,47,50,61
+12VS	5,24,34,46,61
+VCORE	3,4,5,44,50
+VCCP	2,3,4,6,7,8,10,11,12,25,28,52
+1.2VSP	17,18,56
+2.5VS	10,20,21,54
+1.8VS	20,61
+0.9VS	16,53
+1.5VS	3,8,10,11,26,28,40,41,52
+VCC_RTC	25,28
+1.8V	8,12,13,14,15,16,53
VTT_REF	8,13,14,15,16
A/D_DOCK_IN	47,57,59,60
+VGA_VCORE	17,55



# Power LED On



<Variant Name> Discharge,Power Rail & Power LED On

**ASUS** Title :  
ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 48 of 64

PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 ( Internal )		
CARD READER	AD19	0	E
1394	AD19	0	F

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
Thermal Sensor	0101110x ( 2E )
PIC	1001001x ( 92 )
Express Card	TBD
Mini Card	TBD

ICH7-M GPIO	W7J
GPIO 0	PM_BMBUSY#
GPIO 1	PCI_REQ#5
GPIO 2	PCI_INTE#
GPIO 3	PCI_INTF#
GPIO 4	PCI_INTG#
GPIO 5	PCI_INTH#
GPIO 6	BACK_OFF#
GPIO 7	MUTE_POP_ICHGPIO#
GPIO 8	EXTSMI#
GPIO 9	W_OLED#
GPIO 10	(PWRLMT#)
GPIO 11	SMBALERT#
GPIO 12	KBC_SCI#
GPIO 13	PWR_LED_1HZ
GPIO 14	WLAN_ON#
GPIO 15	802_LED_EN#
GPIO 16	DPRSLPVR
GPIO 17	GNT5#
GPIO 18	STP_PCI#
GPIO 19	Memoryclk
GPIO 20	STP_CPU#
GPIO 21	
GPIO 22	PCI_REQ#4
GPIO 23	LPC_DRQ#1
GPIO 24	SW_RST#
GPIO 25	CB_SD#
GPIO 26	MEM ID0
GPIO 27	MEM ID1
GPIO 28	MEM ID2
GPIO 29	USB_OC#5
GPIO 30	USB_OC#6
GPIO 31	USB_OC#7
GPIO 32	CLKRUN#
GPIO 33	BT_ON#
GPIO 34	FWH_WP#
GPIO 35	SATACLKREQ#
GPIO 36	BT_LED_EN#
GPIO 37	PCB_ID0
GPIO 38	PCB_ID1
GPIO 39	PCB_ID2
GPIO 48	GNT4#
GPIO 49	CPUPWRGD





KBC GPIO	W7J
P23	
P22	BAT_LEARN
P21	
P20	KBCRSM
P42	WATCHDOG
P43	
P44	xKBRC
P45	GA20
P46	KBDSCI
P47	CLKRUN#
P50	BAT_LLOW#
P51	TP_LED_CTRL#
P52	
P53	EXPD#
P54	LID_EC#
P55	BAT_IN#
P56	CPU_FAN_PWM
P57	ADJ_BL
P67	WB_AP
P66	M_MODE#
P65	
P64	ACIN#
P63	EOC#_LED
P62	C_PRESENT#
P61	ACZ_RST#_AUD
P60	
P75	KBDCLK_5S
P74	MOUSECLK_5S
P73	INTCLK_Q3
P72	KBDDATA_5S
P71	MOUSEDATA_5S
P70	INTDATA_Q3
P77	SMC_KBC
P76	SMD_KBC
P27	SCROLL_LED#
P26	NUM_LED#
P25	CAP_LED#
P24	SET_RSTNS#
P40	EXT_SMI#
P41	




<Variant Name>


		<b>Title :</b> System Resource	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name		Rev
Custom	W7J		1.2
Date: Thursday, December 22, 2005		Sheet	49 of 64













VILIM=1.465V, Set OCP to 6.976A


FB=AVDD, OUTPUT=1.8V


For output adjustable

**+3VAO**




**+2.5VS**





Under VGA\_U1100 pin23 and  
VGA\_JP1100 pin2 via to  
GND

+1.2VSP





POWER PATH & BAT\_LEARN

AC\_IN\_Threshold 2.048Vmax A/D\_DOCK\_IN > 17.44V active

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]  
 Rsense(ADIN)=0.05ohm  
 VCLS= 2.865V  
 => IIn(max)=2.544A  
 => Constant Power = 19 \* 2.544 = 48.336W

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]  
 Rsense(ADIN)=0.05ohm  
 VCLS= 3.185V  
 => IIn(max)=2.37A  
 => Constant Power = 19 \* 3.27 = 62.13W

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]  
 Rsense(ADIN)=0.05ohm  
 VCLS= 3.797V  
 => IIn(max)=1.495A  
 => Constant Power = 19 \* 4.85 = 65.4W

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]  
 Rsense(ADIN)=0.05ohm  
 VCLS= 4.000V  
 => IIn(max)=1.262A  
 => Constant Power = 19 \* 4.262 = 80.98W

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]  
 Rsense(ADIN)=0.05ohm  
 VCLS= 4.2235V  
 => IIn(max)=1.19K  
 => R570B-20K-R5714+119K

Charge Current Ichg = (0.075V/Rsense(CHG))[(VICTL)/VREF]  
 Rsense(CHG)=0.025 ohm  
 VICTL= 1.58V => Ichg = 3.5A  
 VICTL= 1.68V => Ichg = 3.5A

Charge Current Ichg = (0.075V/Rsense(CHG))[(VICTL)/VREF]  
 Rsense(CHG)=0.025 ohm  
 VICTL= 2.52V => Ichg = 3.5A  
 VICTL= 1.8V => Ichg = 3.5A  
 VICTL= 1.01V => Ichg = 1.4A

Vbat = Cbat \* 1/Vbat + (VCTL - 1.8V) / 9.52  
 VCTL = 1.58V  
 => 1.58V = 2.2V

Mode pin : Vinode > 2.8V (due to LDO pin) => 4 Cells  
 2.0 > Vinode > 1.8V (Boosting) => 3 Cells  
 0.8 > Vinode (due to GND) => Learning

VICTL= 0.8V or DCIN = 7V => Charger Disable

Precharge current=150mA

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN

58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR

58 PRECHG

44,58 CHG\_ENH

58 AC\_APR\_PIC

60 AD\_SDI

44 BAT\_LEARN


58 BATSEL\_2PW

51,52,53,54,55,56,61,63 SUSBI\_PWR


58 PRECHG




### BATTERY IN DETECT




### ADAPTER IN DETECT




### +5VLCM, +5VCHG & +2.5VREF



## BATTERY A/D\_SD# (OVP)






## POWER GOOD DETECTER






- TPC28T PT6003 1 VRM\_PWRGD
- TPC28T PT6004 1 DDR\_PWRGD
- TPC28T PT6005 1 3V\_5V\_PWRGD
- TPC28T PT6006 1 1.05V\_1.5V\_PWRGD

SUSC#\_PWR POWER




SUSB#\_PWR POWER





AC_BAT_SYS	AC_BAT_SYS	23,50,51,52,53,54,55,57
+3VA	+3VA	25,29,47,54
+5VA	+5VA	51,54,60
+5VO	+5VO	51,52,53,55,61
+3VO	+3VO	51,52,56,61
+3VSUS	+3VSUS	26,27,28,29,32,38,41,51
+5VSUS	+5VSUS	28,51,60
+3V	+3V	26,29,39,40,41,44,48,54,61
+3VS	+3VS	5,6,8,10,12,15,17,20,21,23,24,27,28,29,30,34,35,36,37,38,40,41,42,43,44,45,46,48,50,52,60,61
+12VSUS	+12VSUS	51,61
+12V	+12V	27,32,33,61
+12VS	+12VS	5,24,34,46,61
+5V	+5V	16,30,32,37,44,45,46,47,48,59,61
+5VS	+5VS	5,24,28,29,30,32,33,42,43,44,46,47,50,61
+2.5VO	+2.5VO	54
+2.5VS	+2.5VS	10,20,21,48,54
+1.8VO	+1.8VO	53,61
+1.8V	+1.8V	8,12,13,14,15,16,48,53
+1.8VS	+1.8VS	20,61
+VCCP	+VCCP	2,3,4,6,7,8,10,11,12,25,28,52
+0.9VS	+0.9VS	16,53
BAT	BAT	57
+5VCHG	+5VCHG	29,57,59
+5VLCM	+5VLCM	23,44,46,57,58,59,60
+2.5VREF	+2.5VREF	54,57,59,60
+VCORE	+VCORE	3,4,5,44,50
+VGA_VCORE	+VGA_VCORE	17,55
+VRAM	+VRAM	18,19,22,55
+1.2VSP	+1.2VSP	17,18,48,56
BAT_CON	BAT_CON	47,57

FOR POWER TEST



Rev	Date	Description
R1.0	2005/10/15	1. Initial release.
R1.1	2005/11/29	<ol style="list-style-type: none"> <li>1. Change Project name from W6J/H to W7J/F</li> <li>2. Add NET: PWRLMT# to CPU pin: PROCHOT# (Page 2)</li> <li>3. Add NET: DREFCLKSS,DREFCLKSS# to CLK GEN: pin17,pin18 (Page 6)</li> <li>4. Add NET: DREFCLKSS,DREFCLKSS# to GMCH: C40,D41 (Page 8)</li> <li>5. Pull high GMCH VCCA_LVDC to +2.5VS (Page 10)</li> <li>6. Add Jumper at G72M pin: B4 (Page 20)</li> <li>7. Change R6811 from 200Kohm to 100Kohm (Page 23)</li> <li>8. Change U57,U58 from 74LVLC1G32GV to NC7SZ08M5 (Page 24)</li> <li>9. Change D2 from EC31QS04 to RB751V_40 (Page 24)</li> <li>10. Add Double-pi filter in VGA port (Page 24)</li> <li>11. Swap ICH PCIE lans (Page 26)</li> <li>12. Change GPIO7 NET from WB_AP to MUTE_POP_ICHGPIO# (Page 27)</li> <li>13. Add NET: PWR_LED_1HZ to ICH: GPIO13 (Page 27)</li> <li>14. Add Q6197 in net: PCIE_WAKE# (Page 27)</li> <li>15. Add Q6192 in net: PWR_SW#_Q (Page 29)</li> <li>16. Change R719 from 100Kohm to 1Mohm (Page 29)</li> <li>17. Change R306 from 1Mohm to 10Mohm (Page 29)</li> <li>18. Change C388 from 0.33uF to 1uF (Page 29)</li> <li>19. Change Pull-high LID_EC# from +3VSUS to +3V (Page 29)</li> <li>20. Change Audio CODEC from ADI1986 to ALC660 (Page 30)</li> <li>21. Change R6614 from 0ohm to 4.7Kohm (Page 32)</li> <li>22. Change R6616 from 10Kohm to 51Kohm (Page 32)</li> <li>23. Change R6613 from 0ohm to 4.7Kohm (Page 32)</li> <li>24. Change R6615 from 10Kohm to 51Kohm (Page 32)</li> <li>25. Add NET: MUTE_POP_ICHGPIO# to MUTE_POP# circuit (Page 32)</li> <li>26. Add Q6193 in net: SUSCLK (Page 34)</li> <li>27. Change SLB9635TT pin16 from PLT_RST# to BUF_PLT_RST# (Page 34)</li> <li>28. Delete NET PME# (Page 36)</li> <li>29. Change Pull-high MDIO04 from +3V to +3VS (Page 37)</li> <li>30. Change Pull-high XD_PWR_EN from +3V to +3VS (Page 37)</li> <li>31. Change PCIE lans from port 1 to port 2 (Page 38)</li> <li>32. Add C6625,C6626 in phone connector (Page 39)</li> <li>33. Change PCIE lans from port 3 to port 1 (Page 40)</li> <li>34. Add NET: EXPD# to R5538 pin20 (Page 40)</li> <li>35. Add NET: C_PRESENT# to R5538 pin9,pin10 (Page 40)</li> <li>36. Change PCIE lans from port 2 to port 3 (Page 41)</li> <li>37. Change Pull-high 802WLAN_ON# from +3V to +3VSUS (Page 41)</li> <li>38. Change FWH packaging from PLCC to TSOP (Page 43)</li> <li>39. Add NET: EXPD# to M38857 P53 (Page 44)</li> <li>40. Add NET: WB_AP to M38857 P67 (Page 44)</li> <li>41. Add NET: C_PRESENT# to M38857 P62 (Page 44)</li> <li>42. Add NET: ACZ_RST#_AUD to M38857 P61 (Page 44)</li> <li>43. Change U10,U6012 pin4 from SUSC# to SUSC (Page 45)</li> <li>44. Add Q6196 in net: BTPWRCL# (Page 45)</li> <li>45. Add R6922 between net: WIRELESS_LAN_ON/OFF# and WB_AP (Page 47)</li> <li>46. Add Q6198 in +3VS discharge (Page 48)</li> <li>47. Change Power LED ON circuit (Page 48)</li> </ol>

Rev	Date	Description
R1.2	2005/12/20	<ol style="list-style-type: none"> <li>1. Change R6491 from 23.2KOhm to 51KOhm (Page 5)</li> <li>2. Add Q6200 at U42 :D2+,D2- (Page 5)</li> <li>3. Add NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6)</li> <li>4. Add RN79 at DREFCLKSS,DREFCLKSS# (Page 6)</li> <li>5. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8)</li> <li>4. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8)</li> <li>5. Change R1001 from 1Kohm to C6631:0.1uF (Page 16)</li> <li>6. Modify LCD enable circuit by U6059 (Page 23)</li> <li>7. Change L89,L90,L92 to Bead 120Ohm/100MHz (Page 24)</li> <li>8. Change Q60,Q61 from SI1906DL to SI1902DL (Page 24)</li> <li>9. Add C6632 in Y1 (Page 25)</li> <li>10. Connect H_DPRSTP# to PU5000 (Page 25)</li> <li>11. Change U69 from SN74LVC1G32G to 74LVC1G32GV (Page 26)</li> <li>12. Disconnect STP_CPU# to PU5000 (Page 27)</li> <li>13. Add GPIO9:W_OLED# (Page 27)</li> <li>14. Change R523 from 10KOhm to 100KOhm (Page 29)</li> <li>15. Change R303 from 10KOhm to C6630:1uF (Page 29)</li> <li>16. Add R6936 in Net:PWR_SW#_Q (Page 29)</li> <li>17. Add R6633,R6634,R6635,R6636 in CN20(Page 31)</li> <li>18. Add R6938 in +3.3Vaux (Page 41)</li> <li>19. Change CE41,CE5705,CE25 from 100uF to 150uF (Page 45)</li> <li>20. Add R6937 in BTPWRCL# (Page 45)</li> <li>21. Change Q6180,Q6181 by Q6202 (Page 46)</li> <li>22. Add Q6201,LED10 in WIRELESS_OLED# (Page 46)</li> <li>23. Change R6686 from 0Ohm to 470Ohm (Page 47)</li> <li>24. Add R6940 in Power Board +5Vs (Page 47)</li> </ol>

<Variant Name>

		<b>Title :</b> History
ASUSTek Computer INC. NB1		<b>Engineer:</b>
Size Custom	Project Name <b>W7J</b>	Rev 1.2
Date: Thursday, December 22, 2005		Sheet 64 of 64