

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page
01	Schematics Page Index			36	LAN (2/2)				
02	Block Diagram			37	VGA(PCI-E) 1/8				
03	Merom(HOST BUS) 1/2			38	VGA(STRAP) 2/8				
04	Merom(HOST BUS) 2/3			39	VGA(GDDR) 3/8				
05	Merom(Power/Gnd) 3/3			40	VGA(POWER) 4/8				
06	CLOCK GEN			41	VGA(POWER) 5/8				
07	Crestline (HOST) 1/7			42	VGA(POWER) 6/8				
08	Crestline (DMI) 2/7			43	VGA(MULTIUSE) 7/8				
09	Crestline (GRAPHIC) 3/7			44	VGA(LVDS/VDAC) 8/8				
10	Crestline (DDR2) 4/7			45	VRAM(GDDR3) 1/4				
11	Crestline (POWER,VCC) 5/7			46	VRAM(GDDR3) 2/4				
12	Crestline (VCC CORE) 6/7			47	VRAM(BYPASS) 3/4				
13	Crestline (VSS) 7/7			48	VRAM(BYPASS) 4/4				
14	DDR2(SO-DIMM_0) 1/3			49	AUDIO(CODEC & POWER)				
15	DDR2(SO-DIMM_1) 2/3			50	AUDIO(AMP & HP & SPK)				
16	DDR2(Termination) 3/3			51	AUDIO(Subwoofer AMP)				
17	LVDS			52	AUDIO(EXT-MIC&LINE IN)				
18	ICH8-M(PCI/USB) 1/5			53	AUDIO (MUTE & INT-MIC)				
19	ICH8-M(LPC,IDE,SATA)2/5			54	AUDIO(EQ)				
20	ICH8-M(GPIO) 3/5			55	AEC(FM2010)				
21	ICH8-M(POWER) 4/5			56	Power Design Diagram				
22	ICH8-M(GND) 5/5			57	DCIN				
23	SATA HDD/CD-ROM			58	SYSPWR(+3VALW/+5VALW)				
24	EC (P8763)			59	DDR2PWR(+1_8/+0_9V_S3_SUS)				
25	EC (KB3910S)			60	VHCORE(ISL6262A)				
26	Flash ROM XBUS/SPI			61	VGA POWER(GMCH)				
27	Mini Card			62	SYSPWR(+1_5VRUN/+1_05VRUN)				
28	FAN/HWM/HW THERMAL PROTECT			63	HDD PWR (+12VRUN)				
29	EXPRESS Card/CAM/RF KB			64	Others power plan				
30	PCI (PCI BUS/TV Tuner)			65	OVP protection				
31	PCI (ILINK)			66	DB CONNS				
32	PCI (MS-DUO/SD)			67	CRT				
33	PCI (PCMCIA)			68	HOLE/BOSS PAD				
34	USB PORT & MDC								
35	LAN (1/2)								

BOM OPTION		
COMPONENT	WINBOND	ENE
C72,RP9	NC	STUFF
R110	4.7K	47K
COMPONENT	Samsung	Qimonda
R26	Stuff	NC
R39	NC	Stuff

PCB P/N: _____ SA
 _____ SA
 _____ SA

Project Code & Schematics Subject: M630/M640 Main Board


	M630GM	M630PM	M640GM	M640PM
CR_	V		V	
NV_		V		V
NC_	V	V	V	V
Exclude "M640_"	V	V		
(Default)			V	

P. Leader	Check by	Design by

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title Index Page		
Size Custom	Document Number M630/M640	Rev SA
Date: Wednesday, July 11, 2007	Sheet 1	of 71

M630/640 Block Diagram (19"/22" Wide Screen)



SYSTEM DC/DC MAX8734A P.57

INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC

SYSTEM DC/DC SC339 P.61

INPUTS	OUTPUTS
+1_8V_S3_SUS	+1_5VRUN

SC486 P.58

INPUTS	OUTPUTS
DCBATOUT	+1_8V_S3_SUS +0_9V_S3_SUS

CPU DC/DC ISL6262A P.59

INPUTS	OUTPUTS
DCBATOUT	VHCORE

CPU DC/DC MAX8546 P.62

INPUTS	OUTPUTS
DCBATOUT	+12VRUN

SYSTEM DC/DC GMT923/GMT966 P.63

INPUTS	OUTPUTS
+1_8V_S3_SUS	+1_25VRUN

SYSTEM DC/DC OZ811 GMT966 (PEX_VDD) P.60

INPUTS	OUTPUTS
DCBATOUT	+1_05VRUN
DCBATOUT	NV_VDD
+1_8V_S3_SUS	PEX_VDD

Nvidia Gfx VDDC


INPUTS	OUTPUTS
+VGFX_CORE	+1_05VRUN (or NV_VDD)

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

BLOCK DIAGRAM


Size: Custom Document Number: **M630/640** Rev: SA

Date: Wednesday, July 11, 2007 Sheet: 2 of 71






Layout note:
no stub on H_STPCLK TP.
H_STPCLK# to be routed in daisy chain fashion from ICH to LPC slot and then to CPU.


Layout note:
no stub on H_STPCLK#




PM_THRMTRIP# should connect to ICH8-M and GMCH without T-ting (No stub)



ICH8M's GPIO12: VIL----> -0.5V ~ 0.8V
 VIH----> 2.0V ~ 3.3+0.5V
 MEROM's PROCHOT#: VIL----> -0.1V ~ 0.3*VCCP
 VIH----> 0.7*VCCP ~ VCCP+0.1





Layout Note:
Zo=55 ohm, 0.5"
max for GTLREF.

Layout:
Connect test
point with no
stub

PVT 5/17 remove TP158

Route CPU_TEST3/5 through a ground referenced
ZO = 55 ohm trace that ends in a via that is near a
GND via and is accessible through an oscilloscope
connection.

Layout Note:
Comp0,2 connect with Zo=27.4 ohm, make
trace length shorter then 0.5".
Comp1,3 connect with Zo=55 ohm, make
trace length shorter then 0.5".



IMVP6 (ISL6262ACRZ-T)
cpu PSI# <-> ISL6262ACRZ-T PSI#
ISL6262ACRZ-T: VIHmin=0.315V
VILmax=0.735V
(ref. IMVP-6 NO:18904)



Place close to CPU

Place C177 close to the CPU_TEST4 pin.
Make sure CPU_TEST4 routing is reference
to GND and away from other noisy signals.

FSB Frequency Table:


BSEL[2:0]	Freq.(MHz)
LLL	266MHz
LLH	133MHz
LHH	166MHz
LHL	200MHz
HHL	400MHz
HHH	Reserve
HLH	100MHz
HLL	333MHz






CR#_E/F/G/H pins control SRC output Table


CR#_E:Byte6:bit7=0, disable CR#_E; 1, enable CR#_E SRC6
 CR#_F:Byte6:bit6=0, disable CR#_F; 1, enable CR#_F SRC8
 CR#_G:Byte6:bit5=0, disable CR#_G; 1, enable CR#_G SRC9
 CR#_H:Byte6:bit4=0, disable CR#_H; 1, enable CR#_H SRC10



Length as short as possible.



close to clk gen (For EMI)






Hardware Strapping (Close to U33)

SM bus Address : 1101001x(HEX:D2) (ICH8M)
 For clock generator

FSB Frequency Table:

FSLC	FSLB	FSLA	CPU	SRC[7:0]	PCI
0	0	0	266.66	100	33
0	0	1	133.33	100	33
0	1	0	200	100	33
0	1	1	166.66	100	33
1	0	0	333.33	100	33
1	0	1	100	100	33
1	1	0	400	100	33









<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **CLOCK GEN**

Size A3 Document Number: **M630/M640** Rev SA

Date: Wednesday, July 11, 2007 Sheet 6 of 71



HOST

PVT 5/17 Chipset BOM change table

12-CRESTL1-0002	(PM)
12-CRESTL1-0001	(GM)
12-CRESTL1-ES04	(GL)

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division






Title: **Crestline (HOST) 1/ of 7**

Size: A3 Document Number: **M630/M640** Rev: SA


Date: Wednesday, July 11, 2007 Sheet: 7 of 71

Notes:
 CFG[17:3] = Internal Pull-ups
 CFG[19:18] = Internal Pull-downs

MCH_CFG[2:0] (FSB Frequency)	[2:0] = 010 = 800MT/s [2:0] = 011 = 667MT/s [2:0] = 001 = 533MT/s
MCH_CFG_5 (DMI Type)	Low = DMIx2 High = DMIx4 (Default)
MCH_CFG_7 (Intel Management Engine Crypto Strap)	Low = Intel Management Engine Crypto Transport Layer Security (TLS cipher suite with no confidentiality) High = Intel Management Engine Crypto TLS cipher suite with confidentiality(Default)
MCH_CFG_9 (PCIe Graphics Lane)	Low = Reverse Lane High = Normal operation (Default)
MCH_CFG[13:12] (Test Mode Type)	[13:12] = 11 = Normal Operating (Default) [13:12] = 10 = All Z Mode [13:12] = 01 = XOR Mode [13:12] = 00 = Reserved
MCH_CFG_16 (FSB Dynamic ODT)	Low = Dynamic ODT Disabled High = Dynamic ODT Enable (Default)
MCH_CFG_19 (DMI Lane Reversal)	Low = Normal operation (Default) High = Lane Reversed
MCH_CFG_20 (Concurrent SDVO/PCIe)	Low = Only SDVO or PCIe is operational (Default) High = SDVO & PCIe operate simultaneously through the PCI Express Graphics attach port




reserved for S3 resume shutdown



- U198
- ×P36
- ×P37
- ×R35
- ×N35
- ×AR12
- ×AR13
- ×AM12
- ×AN13
- ×J12
- ×AM12
- ×AN13
- ×AM36
- ×AL36
- ×AM37
- ×D20
- ×H10
- ×B51
- ×BJ20
- ×BK22
- ×BF19
- ×BH20
- ×BK18
- ×BJ18
- ×BF23
- ×BC23
- ×BD24
- ×BJ29
- ×BF24
- ×BH59
- ×AW20
- ×BK20
- ×C48
- ×D47
- ×B44
- ×C44
- ×A35
- ×B37
- ×B36
- ×B34
- ×C34
- ×P27
- ×N27
- ×N24
- ×C21
- ×C23
- ×F23
- ×N23
- ×G23
- ×J20
- ×C20
- ×R24
- ×L23
- ×N23
- ×E23
- ×E20
- ×K23
- ×M20
- ×M24
- ×L32
- ×N33
- ×L35
- ×G41
- ×L39
- ×L36
- ×J36
- ×AW49
- ×AV20
- ×N20
- ×G36
- ×BJ51
- ×BK51
- ×BL50
- ×BL49
- ×BL3
- ×BL2
- ×BK1
- ×BJ1
- ×E1
- ×A5
- ×C51
- ×B50
- ×A50
- ×A49
- ×BK2
- NC1
- NC2
- NC3
- NC4
- NC5
- NC6
- NC7
- NC8
- NC9
- NC10
- NC11
- NC12
- NC13
- NC14
- NC15
- NC16

RSVD
 DDR MUXING
 CLK
 DMI
 GRAPHICS VID
 ME
 MISC




FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **Crestline (DMI) 2 of 7**

Size: A3
 Document Number: **M630/M640**
 Date: Wednesday, July 11, 2007

Rev: SA
 Sheet: 8 of 71




When disable CRT ,
Change R693,R696,
R689 from 150R to 0R


When disable TV/CRT ,
Change R691,R692,R688
from 75R to 0R

When disable TV/CRT
Stuff R682,R209

<http://hobi-elektronika.net>

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title Crestline (Gfx) 3 of 7			
Size A3	Document Number M630/M640	Rev SA	
Date: Wednesday, July 11, 2007	Sheet 9	of 71	










VSS

VSS

<http://hobi-elektronika.net>

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title Crestline (VSS) 7 of 7			
Size	Document Number		Rev
A3	M630/M640		SA
Date:	Wednesday, July 11, 2007	Sheet	13 of 71







FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **DDR(II)SO-DIMM_0**

Size A3 Document Number **M630/M640** Rev SA


Date: Wednesday, July 11, 2007 Sheet 14 of 71




<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	DDR(I)SO-DIMM_1	
Size	Document Number	Rev
A3	M630/M640	SA
Date:	Wednesday, July 11, 2007	Sheet 15 of 71



DIMM_1



Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9_S3_VSUS





Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9V_S3_SUS




<http://hobi-elektronika.net>

LVDS



LVDS CONNECTOR




M630, 19"


	Type 1	Type 2	Type 3	Type 4
00	AUO M190PW01 V.1			V
01			V	
10		V		
11				

M640, 22"

	Type 1	Type 2	Type 3	Type 4
00	AUO M220EW01 V.2			V
01			V	
10		V		
11				




NVIDIA FAE SUGGESTS TO ADD PULL DOWN RESISTOR



LCD POWER

<http://hobi-elektronika.net>






INVERTER CONNECTOR



DVT:added for LVDS power ripple (too large,spec is 200mv)

The R7 will consume about 0.053 Watt (5x5/470 = 0.053W). We changed resistor to 0603 size (1/10 Watt)

FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title LVDS	
Size A3	Document Number M630/M640
Date: Wednesday, July 11, 2007	Sheet 17 of 71




PCI Pullups




Interrupt I/F

ICH8M-QN23 null




PCI



For SPI Boot BIOS Selection.
(Need to tune the resistor value)


Strap for Boot-BIOS

	GNT0#	SPI_CS1#
LPC(Default)	HI	HI
PCI	HI	LOW
SPI	LOW	HI





PCI-Express

Direct Media Interface




Place within 500 mils of ICH

USB PORT	Function
PORT-0	REAR-1
PORT-1	REAR-2
PORT-2	REAR-3
PORT-3	SIDE-1
PORT-4	SIDE-2
PORT-5	EXPRESS CARD
PORT-6	CAMERA
PORT-7	CIR
PORT-8	RF KBD
PORT-9	NC



USB



Place within 500 mils of ICH and don't routing next to high speed signals


<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **ICH8-M(PCI/DMI/USB/PCIE) 1/5**

Size A3 Document Number **M630/M640** Rev SA

Date: Wednesday, July 11, 2007 Sheet 18 of 71



DVT : changed by CRB

1.56A for all VCC1_5A

1.13A

23mA

50mA

1mA

278mA for all VCC3_3

32mA

177mA for all VCCSUS3_3

10mA

50mA

23mA

80mA

1mA

64mA


In non Intel AMT systems, these 3 rails should be powered at a minimum in S0-state since SPI functionality is power from these wells.

<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **ICH8-M (POWER) 4/5**


Size A3	Document Number M630/M640	Rev SA
Date: Wednesday, July 11, 2007	Sheet 21	of 71




<http://hobi-elektronika.net>

FOXCONN		HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division
Title ICH8-M(GND) 5/5		
Size A3	Document Number M630/M640	Rev SA
Date: Wednesday, July 11, 2007	Sheet 22	of 71


SATA HDD CONN



HDD1




HDD2




CD-ROM CONN

<http://hobi-elektronika.net>


FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title SATA HDD/CD-ROM		
Size A3	Document Number M630/M640	Rev SA
Date: Wednesday, July 11, 2007	Sheet 23 of 71	8



COMMON





COMMON




COMMON


DVT : delete winbond




COMMON




PS2 COMMON




PS2 COMMON




COMMON




COMMON



FAN TACHOMETER COMMON



COMMON




COMMON

PVT 6/1 Add system ID table

	0	1
SYSTEM_ID0	R377	R380
SYSTEM_ID1	R376	R379
SYSTEM_ID2	R839	R836
SYSTEM_ID3	R831	R832

M630 PVT SKU	M630 8M 256H	M630 8M 128Q	M630 GM	M630 GL
SYSTEM_ID0	0	0	1	0
SYSTEM_ID1	1	1	0	0
SYSTEM_ID2	0	0	0	0
SYSTEM_ID3	1	1	1	1

PVT 5/29 default M640 nVidia NB8M-GT Gfx "1110"









COMMON

SYSTEM ID Table		
ID1	ID0	Graphics Chip
0	0	Intel GL960
0	1	Intel GM965
1	0	nVidia NB8M-GT Gfx
1	1	nVidia NB8P-GS Gfx

SYSTEM ID Table		
ID3	ID2	Model Name
0	0	Reserved
0	1	M620
1	0	M630
1	1	M640

JTAG Select Configuration

JEN0#(Pin24)	JENK#(Pin53)	Pins 17,20,21, 23,25,27	Pins 47,48,50 51,52
No power-down resistor	No pull down	GPIO port signals	Keyboard scan out
Add 10K pull down	No pull down	JTAG signals	Keyboard scan out
No pull down	Add 10K pull down	GPIO port signals	JATG signals
Add 10K pull down	Add 10K pull down	GPIO port signals	IIlegal Strap Combination




DVT: Pull Low for strap pin

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **EC(KB3910)**



Size: A3 Document Number: **M630/M640** Rev: SA

Date: Wednesday, July 11, 2007 Sheet: 25 of 71




25 SIO_FA[19..0]
25 SIO_FD[7..0]


XBUS BIOS ROM



JIG-120 DEBUG PORT



EXTERNAL XBUS ROM INTERFACE




EXTERNAL SPI ROM INTERFACE

<http://hobi-elektronika.net>


FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	Flash ROM/X-Bus CONN	
Size	Document Number	Rev
A3	M630/M640	SA
Date:	Wednesday, July 11, 2007	Sheet 26 of 71

CPU FAN




DVT : add for EMI

2ND FAN



DVT : change 2nd fan and 3rd fan to 5V


3rd FAN



PVT 6/7 : Only stuff at M630, change all component to M630

DVT : change 2nd fan and 3rd fan to 5V

VGA SENSOR




Remote: VGA Temp Sense

Local: NB/DDR2 Temp Sense

SMB bus Address: 1001100 (G781)

CPU SENSOR




Remote: CPU Temp Sense

Local: TV Tuner Temp Sense

SMB bus Address : 1001101 (G781-1)



HW THERMAL PROTECTION






HW thermal shut down temperature setting 95 degree . Put Near CPU .

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
File	FAN/HW THERMAL PROTECT		
Size	Document Number	Rev	
Custom	M630/M640	SA	
Date	Friday, July 27, 2007	Sheet	28 of 71




Express Card Power Switch




DVT : EXPRESSCARD change to reverse type




<http://hobi-elektronika.net>







Close to IC




This capacitor should be placed between Pin P15 and Pin R17 .



This CAP must be placed close to AVDD (Pin P13,P14,U15) It must be tied to a low-impedance GND.




IBBE 1394a



Place near PCI8412.


iLink CONN.

EMI request to set pin6 as dummy








PVT 5/24 change pin size to fix

Resistors should be placed on the SCL and SDA terminals




<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	PCI8412 (ILINK)	
Size	Document Number	Rev SA
A3	M630/M640	
Date:	Wednesday, July 11, 2007	Sheet 31 of 71



<http://hobi-elektronika.net>

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
PCI8412 (MS/SD/MDC)			
Title	Document Number		
Size	M630/M640		
Date:	Wednesday, July 11, 2007	Sheet	32 of 71
Rev	SA		





Card BUS / 16-Bit PC Card Interface

CAD19/A25	D19	C	ADR25
CAD17/A24	E19	C	ADR24
CFRAME#A23	G15	C	ADR22
CTRDY#A22	E19	C	ADR21
CDEVSEL#A21	G18	C	ADR20
CSTOP#A20	H15	C	ADR19
CBLOCK#A19	H17	C	ADR18
RSVD/A18	H19	C	ADR17
CAD16/A17	F18	A	CCLK
CCLK/A16	F17	C	ADR15
GIRDY#A15	G19	C	ADR14
CPERR#A14	H14	C	ADR13
CPAR/A13	E18	C	ADR12
CC/BE2#A12	K15	C	ADR11
CAD12/A11	L15	C	ADR10
CAD9/A10	J16	C	ADR9
CAD14/A9	H18	C	ADR8
CC/BE1#A8	E17	C	ADR7
CAD18/A7	A16	C	ADR6
CAD20/A6	E14	C	ADR5
CAD21/A5	B15	C	ADR4
CAD22/A4	B14	C	ADR3
CAD23/A3	A14	C	ADR2
CAD24/A2	C13	C	ADR1
CAD25/A1	B13	C	ADRO
CAD26/A0			
CAD8/D15	L18	C	DATA15
RSVD/D14	M19	C	DATA14
CAD6/D13	M17	C	DATA13
CAD4/D12	N19	C	DATA12
CAD2/D11	N17	C	DATA11
CAD3/D10	C10	C	DATA10
CAD30/D9	A10	C	DATA9
CAD28/D8	E11	C	DATA8
CAD7/D7	L19	C	DATA7
CAD5/D6	M18	C	DATA6
CAD3/D5	M15	C	DATA5
CAD1/D4	N18	C	DATA4
CAD0/D3	P19	C	DATA3
RSVD/D2	B10	C	DATA2
CAD29/D1	F11	C	DATA1
CAD27/D0	C11	C	DATA0
CAD13/IORD#	J18		IORD#
CAD15/IOWR#	J17		IOWR#
CAD11/OE#	K17		OE#
CGNT#/WE#	G17		WE#
CAD10/CE2#	K18		CE2#
CC/BE0#/CE1#	L17		CE1#
CC/BE3#/REG#	E13		REG#
CRST#/RESET	C15		RESET
CSERR#/WAIT#	C12		WAIT#
CCLKRUN#/WP(I/OIS16#)	A11		I/OIS16#
CINT#/READY(IREQ#)	E12		IREQ#
CAUDIO/BVD2(SPKR#)	B12		SPKR#
CVS2/VS2#	A12		CHSTS#
CSTSCHG/BVD1(STSCHG#R#)	B16		VS2
CVS1/VS1#	A13		VS1
CCD2#/CD2#	B11		CD2#
CCD1#/CD1#	N15		CD1#
CREQ#/INPACK#	C14		INPACK#
DATA#V2/VPPD1	B9		TPS DATA
CC/BE#V3/VPPD0	C9		TPS LATCH
CLOCK#V1/VCCD0#	A9		TPS CLOCK
RSVD/V0/VCCD1#	C4		


NC1
X V12
NC2
X W12
NC3
X E5
NC4

Serial / Parallel
PC Card Power Switch

DATA#V2/VPPD1	B9	TPS DATA
CC/BE#V3/VPPD0	C9	TPS LATCH
CLOCK#V1/VCCD0#	A9	TPS CLOCK
RSVD/V0/VCCD1#	C4	





PCMCIA CONN.



Card BUS / 16-Bit PC Card Socket

PVT 5/17 : change to 1C-44R0476-M200



DVT : change to reverse type

Resistors(SPKR# & CHSTS#) near Connector.



<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **PCI (PCMCIA)**

Size: A3 Document Number: _____ Rev SA

Date: Wednesday, July 11, 2007 Sheet 33 of 71








REAR USB CONN X 3



<http://hobi-elektronika.net>



FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title USB2.0 PORT	
Size A3	Document Number M630/M640
Date: Wednesday, July 11, 2007	Sheet 34 of 71

To support S4 wake up DVT : support S4 wake up , power change to +3V_EMINI_AUX




FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title LAN Controller		CCPBG - R&D Division	
Size A3	Document Number M630/M640	Rev SA	
Date: Wednesday, July 11, 2007	Sheet 35	of 71	

<http://hobi-elektronika.net>



<http://hobi-elektronika.net>

FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division
Title LAN Transformer		
Size A3	Document Number M630/M640	Rev SA
Date: Wednesday, July 11, 2007	Sheet 36	of 71



USA
 PEX_RST#
 PEX_REFCLK
 PEX_REFCLK#
 AH15
 AH14
 AH14
 AH14
 AH15
 AK15
 AH16
 AG16
 AG17
 AH17
 AG18
 AH18
 AK18
 AH18
 AJ18
 AI19
 AH19
 AG20
 AH20
 AG21
 AH21
 AK21
 AJ21
 AJ22
 AH22
 AG23
 AH23
 AK24
 AJ24
 AJ25
 AH25
 AG26
 AK27
 AJ27
 AJ28
 AH27
 AK13
 AK14
 AM14
 AM15
 AL15
 AL16
 AK16
 AK17
 AL17
 AL18
 AM18
 AM18
 AK19
 AK20
 AL20
 AL21
 AM21
 AM22
 AK22
 AK23
 AL23
 AL24
 AM24
 AM25
 AK25
 AK26
 AL26
 AL27
 AM27
 AM28
 AL28
 AL29
 NV_NB8M-GT-B-A2

TXP0
 TXP1
 TXP2
 TXP3
 TXP4
 TXP5
 TXP6
 TXP7
 TXP8
 TXP9
 TXP10
 TXP11
 TXP12
 TXP13
 TXP14
 TXP15
 TXN0
 TXN1
 TXN2
 TXN3
 TXN4
 TXN5
 TXN6
 TXN7
 TXN8
 TXN9
 TXN10
 TXN11
 TXN12
 TXN13
 TXN14
 TXN15

PEG_RXP_C0
 PEG_RXP_C1
 PEG_RXP_C2
 PEG_RXP_C3
 PEG_RXP_C4
 PEG_RXP_C5
 PEG_RXP_C6
 PEG_RXP_C7
 PEG_RXP_C8
 PEG_RXP_C9
 PEG_RXP_C10
 PEG_RXP_C11
 PEG_RXP_C12
 PEG_RXP_C13
 PEG_RXP_C14
 PEG_RXP_C15
 PEG_RXN_C0
 PEG_RXN_C1
 PEG_RXN_C2
 PEG_RXN_C3
 PEG_RXN_C4
 PEG_RXN_C5
 PEG_RXN_C6
 PEG_RXN_C7
 PEG_RXN_C8
 PEG_RXN_C9
 PEG_RXN_C10
 PEG_RXN_C11
 PEG_RXN_C12
 PEG_RXN_C13
 PEG_RXN_C14
 PEG_RXN_C15

PCI EXPRESS
 MULTI-USE I/O INTERFACE

MIOAD0
 MIOAD1
 MIOAD2
 MIOAD3
 MIOAD4
 MIOAD5
 MIOAD6
 MIOAD7
 MIOAD8
 MIOAD9
 MIOAD10
 MIOAD11
 MIOBD0
 MIOBD1
 MIOBD2
 MIOBD3
 MIOBD4
 MIOBD5
 MIOBD6
 MIOBD7
 MIOBD8
 MIOBD9
 MIOBD10
 MIOBD11
 MIOA_HSYNC
 MIOA_VSYNC
 MIOA_DE
 MIOA_CTL3
 MIOA_CLKOUT
 MIOA_CLKOUT#
 MIOA_VREF
 MIOACAL_PU_GND
 MIOACAL_PD_VDDQ
 MIOB_HSYNC
 MIOB_VSYNC
 MIOB_DE
 MIOB_CTL3
 MIOB_CLKOUT
 MIOB_CLKOUT#
 MIOB_CLKIN
 MIOB_VREF
 MIOBCAL_PU_GND
 MIOBCAL_PD_VDDQ
 P2
 N2
 N1
 N3
 M1
 M3
 P5
 N6
 N5
 M4
 L4
 L5
 AC3
 AC1
 AC2
 AB2
 AA1
 AB3
 AA3
 AC5
 AB5
 AB4
 AA5
 P1
 P3
 R4
 P4
 L2
 L3
 L1
 AF3
 AE3
 AD1
 AD3
 AD4
 AD5
 AE4
 Y2
 Y3
 Y1
 MIOAD0 38
 MIOAD1 38
 MIOAD1 38
 TP94 26MIL
 TP9 26MIL
 TP12 26MIL
 MIOAD6 38
 TP95 26MIL
 MIOAD8 38
 MIOAD9 38
 TP91 26MIL
 TP90 26MIL
 MIOBD0 38
 MIOBD1 38
 MIOBD2 38
 MIOBD3 38
 MIOBD4 38
 MIOBD5 38
 TP121 26MIL
 TP123 26MIL
 TP129 26MIL
 MIOA_VREF 26MIL
 TP10 26MIL
 MIOACAL_PD_VDDQ 26MIL
 TP11 26MIL
 MIOB_HSYNC 38
 TP139 26MIL
 MIOB_CTL3 38
 TP138 26MIL
 TP132 26MIL
 TP19 26MIL
 MIOBCTL3 38
 TP116 26MIL
 TP20 26MIL


<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division


Title: **VGA (PCI EXPRESS) 1 OF 8**

Size: A3 Document Number: **M630/M640** Rev SA

Date: Wednesday, July 11, 2007 Sheet 37 of 71



Default Setting Is for NB8M-GT, Qimonda 256MB



MIOBD2	Crystal
0	27MHz (Default)
1	Reserved

- MIOAD6 → MIOAD6 37
- MIOAD8 → MIOAD8 37
- MIOAD9 → MIOAD9 37
- MIOBD0 → MIOBD0 37
- MIOBD1 → MIOBD1 37
- MIOBD3 → MIOBD3 37
- MIOBD4 → MIOBD4 37
- MIOBD5 → MIOBD5 37
- MIOBD8 → MIOBD8 37
- MIOBD9 → MIOBD9 37
- MIOBD11 → MIOBD11 37
- MIOB_CTL3 → MIOB_CTL3 37
- MIOB_HSYNC → MIOB_HSYNC 37

Strap for GDDR3-136ball
 0001 16Mx32 Qimonda
 0010 16Mx32 Hynix


 0101 8Mx32 Qimonda
 0110 8Mx32 Hynix

SUBVENDOR
 0 (USE SYSTEM BIOS)
 1 (USE EXTERNAL ROM)

MIOAD0 is used to set the PCI Express PLL termination enable. DEFAULT "0"

3GIO_PADCFG[3:0] → 0001 for Mobile

NB8P-GS
 PCI_DEVID[4:0] = "00111" → 7
 NB8M-GT
 PCI_DEVID[4:0] = "00110" → 6



USD

DDR(A-GROUP)


NV_NB8M-GT-B-A2

USE


DDR(C-GROUP)

NV_NB8M-GT-B-A2


FOXCONN			HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division
Title VGA (GDDR) 3 OF 8			
Size A3	Document Number M630/M640		Rev SA
Date: Wednesday, July 11, 2007	Sheet 39	of 71	



<http://hobi-elektronika.net>




RESERVED FOR NB8M A MEMORY PARTITION.
DEFAULT USE INTERNAL VREF.




NB8P-GS (P-Mode 20W): 6.27A
NB8P-GS (P-Mode 16W): 5.8A
(Frame Buffer core power for I/O)


For NB8M-GT, It's necessary power rail for CH-C VRAM.



RESERVED FOR NB8M A MEMORY PARTITION.



	GDDR3/BGA1.36
FBCAL_PD_VDDQ	40 ohm
FBCAL_PU_GND	24.9 ohm
FBCAL_TERM_GND	40 ohm





POWER

- AG12 NC1
- AH13 NC2
- J6 NC3
- B32 NC4
- AM8 NC5
- AM8 NC6
- W1 NC7
- AC26 NC8
- D32 NC9
- V3 NC10
- U6 NC11
- V1 NC12

NV_NB8M-GT-B-A2

DVT : remove TP for enlarge NV_VDD plane

<http://hobi-elektronika.net>




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA (POWER) 6 OF 8**



Size A3 Document Number: **M630/M640** Rev SA

Date: Wednesday, July 11, 2007 Sheet 42 of 71

NB8X: Slave I2C/SMBUS compatible interface. (Addr: 0x9e)



GPIO TABLE			
GPIO	I/O	Inter pull low	Description
GPIO0	I	Yes	HDMI Hot Plug Detect 0 (HPD0)
GPIO1	I	Yes	DVI Hot Plug Detect 1 (HPD1)
GPIO2	O	Yes	LCD BL Brightness (LCD0_BL_PWM) Active High
GPIO3	O	No	Panel Power (LCD0_VDD) Active Low
GPIO4	O	Yes	LCDBacklight enable (LCD0_BL_EN) Active High
GPIO5	O	Yes	GPU Voltage selection (GPU_VID0)
GPIO6	O	Yes	GPU Voltage selection (GPU_VID1)
GPIO7	O	Yes	GPU/Memory Voltage selection (GPU_VID2/MEM_VID)
GPIO8	I/O	No	Over Temperature Shutdown Active Low
GPIO9	I/O	No	THERMAL ALERT I/O, FAN PWM Control Active Low
GPIO10	I/O	No	Memory Vref switch (MEM_VREF)
GPIO11	O	No	Rset switch control. H: SVIDEO(69.8) L: HDTV(88.7)
GPIO12	I	No	AC power detect input (AC_DET)
GPIO13	O	No	Power supply control (PWR_CTRL0)
GPIO14	O	No	Power supply control (PWR_CTRL1)



SPREAD SPECTRUM SETTING FOR MK


S0	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.8
M	DOWN	-0.6
1	DOWN	-2.5

SPREAD SPECTRUM SETTING FOR P1819B

SRS PIN3	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.25
1	DOWN	-1.75

nVidia support Down -1.25%

0 = connect to GND
 M = unconnected
 1 = connect directly to VDD



<http://hobi-elektronika.net>



FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **VGA (MULTIUSE) 7 OF 8**


Size: A3 Document Number: **M630/M640** Rev: SA

Date: Wednesday, July 11, 2007 Sheet: 43 of 71

CLOSE TO GPU.75 Ohm to GND when CRT is disabled.
(FAE suggest to NC 5/21)




CLOSE TO GPU




DACB UNUSED. TERMINATED TO GND WITH 75 OHM RESISTOR. (FAE suggest to NC 5/21)

CLOSE TO GPU



DACC UNUSED. TERMINATED TO GND WITH 75 OHM RESISTOR. (FAE suggest to NC 5/21)



DACA	VGA-CRT	I2CA
DACA-RED	R	
DACA-GREEN	G	
DACA-BLUE	B	
DACA-HSYNC	H SYNC	
DACA-VSYNC	V SYNC	
	VGA-DDCCLK	SDA
	VGA-DDCATA	SDA


<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA (LVDS/DAC) 8 OF 8**

Size A3 Document Number **M630/M640** Rev SA




Date: Friday, July 27, 2007 Sheet 44 of 71





MIRROR TABLE

MF	STATE	SIGNAL
LOW	HIGH	SIGNAL
H3	H10	RAS#
F4	F9	CAS#
H9	H4	WE#
F9	F4	CS#
H4	H9	CKE
K4	K9	A0
H2	H11	A1
K3	K10	A2
M4	M9	A3
K9	K4	A4
H11	H6	A5
K10	K5	A6
L9	L4	A7
K11	K6	A8
M9	M4	A9
K2	K11	A10
L4	L9	A11
G4	G9	BA0
G9	G4	BA1
H10	H3	BA2



- FBCD[0:63] 39
- FBCDQM[7..0] 39
- FBCRDQS[7..0] 39
- FBCWDQS[7..0] 39



Place around the VRAM U2







Place around the VRAM U3




<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title VRAM (GDDR3) 2 OF 4		
Size A3	Document Number M630/M640	Rev SA
Date: Wednesday, July 11, 2007	Sheet 47 of 71	




<http://hobi-elektronika.net>




FOXCONN		HON HAI PRECISION IND. CO., LTD.
		CPBG - R&D Division
Title	VRAM (POWERBYPASS) 4 OF 4	
Size	Document Number	Rev
A3	M630/M640	SA
Date:	Wednesday, July 11, 2007	Sheet 48 of 71




DVT : change to 820P ,NPO ,0603 ,for audio precision test

R682,C723 put near SENSE_A(pin13)
R694,C743 put near SENSE_B(pin34)





PC BEEP
<http://hobi-elektronika.net>



DVT:connect SW_CH_IN to U29 pin1(output)

DVT:change to 8.2K_F by MOR

DVT:change to 0.068u by MOR

DVT : NC for subwoofer abnormal performance

DVT : change to 470uF

DVT: change mainsource MP : vendor change p/n


DVT : change GP3 to 0 ohm(mount)

DVT: change mainsource


Trace Width: 35 mils~40 mils

DVT change to X7R , Vendor don't have NPO parts

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
SUBWOOFER AMP			
Size	Document Number		Rev
B	M630/M640		SA
Date:	Monday, July 23, 2007	Sheet	51 of 71





DVT:change mainsource




Array Microphone To AEC DVT change to 6pin

<http://hobi-elektronika.net>


FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title AUDIO (MUTE & INT MIC)			
Size A3	Document Number M630/M640	Rev SA	
Date: Wednesday, July 11, 2007	Sheet 53	of 71	






Reserved for EMI



For MIC-IN quality improvement
Do not place near each other & far apart within PGND area.



<http://hobi-elektronika.net>




AEC Normal Mode	HW BYPASS Mode (I)	HW BYPASS Mode (II)	SW BYPASS Mode
Uni (MIC0) + Omni (MIC1) input AEC	Uni MIC (MIC0) BYPASS AEC(FM2010)	Omni MIC (MIC1) BYPASS AEC(FM2010)	Oni MIC (MIC0) BYPASS DSP
Stuff (A_R1653 ,A_R1654 ,A_R1655) NC (A_R1653 ,A_R1656)	Stuff (A_R1656) NC (A_R1653 ,A_R1654 ,A_R1655 ,A_R3641)	Stuff (A_R3641) NC (A_R1653 ,A_R1654 ,A_R1655 ,A_R1656)	ICH8-M (GPIO18)


12/11 Uni MIC for MIC0 ,Omni MIC for MIC1 by fortimedia

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
Size		Custom	
Document Number		M630/M640	
Date:	Wednesday, July 25, 2007	Sheet	55 of 71

Adaptor
 19.5V
 M630 : 120W
 M640 : 150W



<http://hobi-elektronika.net>



System over power protection set
AC_OFF_3# active at 110%

MS630/120W MS640/150W
PR214 =30K PR201=39K
PR215 =12K ==>132W PR203=22K ==>165W

PQ65 for M640 and
M630 H Only

Stuff PQ64 when
M630 with
external VGA

$V_{out} = GAIN * I_{Load} * R_{sense}$
For MS630/M640
Total Power Detect


PVT 5/17 change place near PR201
PVT 5/29 : When M630H use
150W adaptor , use M640
setting.

PVT 5/17 change place near PR203

Control ACIN OCP protect

<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	DC-IN	
Size	Document Number	Rev
A3	M640	SA
Date:	Monday, August 06, 2007	Sheet 57 of 71




<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	DDR2Power(+1.8V_S3_SUS/+0.9VRUN)	
Size	Document Number	Rev
A3	M640	SA
Date:	Wednesday, July 11, 2007	Sheet 59 of 71

DVT : DFGT_VR_EN change to TP ,delete PR10 ,VGFX_CORE fix 1.05V

DVT:No reserved VGFX_CORE VID change



12.38A For NB8M
18.43A For NB8P

PVT 5/17


DVT : change OCP to 22A

DVT : delete PJ10,PJ8(VGFX_CORE from NV_OUT)

GPIO TABLE			
	I/O	Inter pull low	
GPIO5	O	Yes	GPU Voltage H: NVDD=1.238V GPU Voltage L: NVDD=1.152V

VGA PCIE POWER PEX_VDD = 1V2/2A

$$VO=0.8(R1+R2)/R2=1.208V$$




<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA POWER(GMCH)**

Size: A3
Document Number: **M630/M640**
Date: Wednesday, July 11, 2007

Rev: SA
Sheet: 61 of 71








DVT:change to RUN_ON for 3.3V and 1.5V timing too long, MB_FLASH_EN have glitch, can't boot from debug board


<http://hobi-elektronika.net>

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		SYSPWM	
Size	Document Number	Rev SA	
A3	M630/M640		
Date:	Wednesday, July 11, 2007	Sheet	62 of 71

DVT : improve Adapter out 12V leakage



PVT 5/31 Add 2 close GAP




For 2nd SATA HDD

DVT : mount PR1,NC PQ1,PR2,PQ2,PQ3,PR11,PQ7 for cost down


<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title +12VRUN POWER(MAX8546)		
Size A3	Document Number M630/M640	Rev SB
Date: Wednesday, July 11, 2007	Sheet 63	of 71



PVT 5/17 change Place PR967 near PR182












PVT 5/29 : When M630H use
150W adaptor , use M640
setting.



PWLIMIT	
System power saving mode set	
PWLIMIT active at 95%	
MS630	120W
MS640	
PR216	=30K
PR182	=22K
PR183	=10K ==>114W
PR183	=10K ==>140W


<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title OVP protection-ZG		
Size A3	Document Number M630/M640	Rev SA
Date: Wednesday, July 11, 2007	Sheet 65	of 71









FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
DB CONN	
Size	Document Number
Custom	M630/M640
Date:	Wednesday, July 11, 2007
Sheet	86 of 71

<http://hobi-elektronika.net>



<http://hobi-elektronika.net>

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title CRT			
Size	Document Number		Rev
A3	M630/M640		SA
Date:	Friday, July 27, 2007	Sheet	67 of 71



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
HOLE/BOSS PAD			
Size	Document Number		Rev
B	M630/M640		SA
Date:	Wednesday, July 11, 2007	Sheet	68 of 71

12/15
Change VRAM from " K4J55323QG-BC20" to "K4J52324QE-BC14 "

12/16
Add R3720
Update Library of CN30,CN31,CN26

12/18
Update screw hole/pad
Add R3721 NC_0 ohm
Change P/N of JSPK3 to HF5504 for current rating
Add R3722~3724 for EMI
NC RP1 (Default use Winbond EC)
Change U22/U23/U26 to G545 for safety certification
Add C3680~3685 for EMI
Remove R2007 resistor.
N.C. R2017
Delete R1994, L83, L84, L85, C1634, C1640, C1647.
Update symbol & footprint of CN41(SPDIF)
Update Ex-GFX Configuration on P.38

12/19
Back-annotation 08:24AM
Change R522,R523,R524,R526,R528,R539,R545,R548 to 200 ohm
Add Q178,R919,Q177,R920 for WoWLAN on S4 support.
Delete Q33, R438 for not supporting half brightness control of WLAN
LED
Change R428 value to 68 ohm for brightness adjustment
N.C. R872, STUFF R873
N.C. R457, STUFF R453
N.C. R462, STUFF R461

12/20
Re-assign GPIO pin of EC
N.C. R535
Delete L33,R371,R436
Add R438,R928,R929,R930,R931
N.C. C325,C365
Add C936~940

12/21
1.@p23CAP1,CAP34 change to 47uF16V 1C-44T0476-M300
2.@p51CAP16,CAP17,CAP18,CAP19,CAP20 change to 47uF16V 1C-44T0476-M300
3.@p63PC165 change to 47uF16V 1C-44T0476-M300
4.@p59PQ17 change to AOL1426 17-AOL1426-0000
5.@p59PQ15 change to AOL1412 17-AOL1412-0000
6.@p62PQ8 change to AOL1426 17-AOL1426-0000
7.@p59PQ4 change to AOL1412 17-AOL1412-0000
8.@p57PQ64,PQ65 change to AO4433
9.@P63PQ1,PQ3 change to AO4433
10.@p58PQ11,PQ50 change to AO4468 17-AOL4468-0000
11.@p61PQ9 change to AO4468 17-AOL4468-0000
12.@p64PQ20,PQ25,PQ37,PQ56 change to AO4468 17-AOL4468-0000

12/21
Delete R492,R876
Delete net "VDDA_M". Add R935,R936
Change PURE_HW_SHUTDOWN# pull high power from +5VALW to +ECVCC(PR191)
Add PR208,PC182,PD31
Add R492 for LEDBRIGHTNESS_HIGH pull down
Change Q178 to PMV65XP for lower Rds(on) and voltage ripple

12/22
N.C. R815,EC31
Add Net "USB_VCC0_R", "USB_VCC1_R","USB_VCC2_R" for USB connector
Change CAP16~20 value to 68uF
Change PJ33 to larger pad open jump
Add PJ35 for higher current requirement for NB8P

12/23
Change H16 net to TV_GND2, H30 to TV_GND1
Add R937,R938,R939,D22,D23,D24 to prevent 2N7002 from damage if DC_IN is over 20V
N.C. KB3910SFC1 to create BOM for factory (Winbond will be used in EVT by default)

12/25
P.41,P.42,P56,P.61 Change description of current (Ampere) requirement for NV_VDD & FBVDDQ
Connect H21, H37 to GND
Delet EC23,EC8,EC22,EC30,EC26,EC21
Add C946~949 for vista requirement
Change VGA Straping resistors to set NB8M-GT, Qimonda 256MB as default
Add net THERMTRIP_GFX#_R to KB3910S

12/26
N.C. R521,R543
Mount R274,R275

12/27
N.C. All Winbond EC parts
N.C. RP38
Update SYSTEM_ID Table

12/28
N.C. C749
Add prefix NV_ FOR R572
Delete prefix NV_ for C503
Change value to from 39 to 33ohm(R861/R857/R488/R485/R480/R481/R864/R863)
Change R467 value from 33K to 0 Ohm
Change C433/C434 value from 6.8pf to 10pf
N.C. R466,R305

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
History			
Size	Document Number		Rev
B	M630/M640		SA
Date:	Wednesday, July 11, 2007	Sheet	69 of 71

070206
P06 update U49 symbol data to ICS9LPR358AGLFT
P55 remove R150,R146,U14 short R128 pin1 and R145 pin2 for AEC function fail

0301
NV design change
change R596 from 30 to 24.9ohm
change R502 from 40.2 to 45.3 ohm
change R52,R93,R17,R561 from 240 to 0 ohm
R56,R95,R19,R560 from 240 to 243 ohm
change R1,R10,R18,R32,R36,R80,R102,R563 from 7.5k to 4.02k ohm

0302
P53 modify netname for netname consistence for UNI_MIC_IN and OMNI_MIC_IN
P25 add R940,R941 for KBC strap pin pull low
P30 add C950 for RUN_PWRGD interferenced ,hang 49
P24 mount R398 for THERMTRIP_GFX#_R disconnection
Crystal vendor suggestion
(1)P19 change C874,C873 to 12P
(2)P24 change C433,C434 to 12P
AEC EEPROM mounted for S3
P55 mount R72,U6,R75,
NC R92,R96,R104
AEC programming GPI change
P20 GPIO24 connect to AEC_PWRDN# for power down AEC
GPIO20 connect to AEC_RESET# for programming AEC
Brightness control not support for Logo LED
P66 (1)NC Q36,R523,Q37,R526,Q38,R539,Q40,R548
(2)change R545,R58,R524,R522 from 200 to 100 ohm
Mount parts for leakage
P64 mount PR116,PQ40,PR205,PQ68,PR79,PQ26
MB_FLASH function fail :change MB_FLASH_EN from SB GPIO 26 to GPIO34,GPIO26 can't used as GPIO
P20 connect GPIO6 to TP206 , connect GPIO34 to MB_FLASH_EN ,add R942
change 2nd and 3rd fan from 12V to 5V , change Q52,Q13 to CHT2301 for 5V source

P51 NC R342 for subwoofer abnormal performance
P24 add C951 for thermistor interference by inverter transformer
P50 change F3 to 1M-F1252A5-F000 for the same with M620
P51 change F10 to 1M-F1252A5-F000 for the same with M620

0305
P20 change R844 to 10K, LAN_RST# change to pull low 10K

0306
POWER
P58 change PR148,PR153 to 150K_F,PR146,PR55 to 100K_F
to change ocp setting to 11A
P61 (1)change PR16 to 1M_F to change OCP to 15A
(2)delete PJ10,PJ9 ,VGF_X_CORE from NV_OUT
P63 change PR71 to 130K_F,PR181 to 9.1K_F , change 12V from 11.7 to 12.2v
P59 change PR25 to 8.2K_F to set OCP to 17A
P60 mount PC145,PC117 to filter high frequency noise
P58 mount PC119,PC143 to filter high frequency noise
P62 change PR12 to 3.3_F to improve 1.05V noise
P63 change PR177 to 100K_U,add PR209,NC PR179,PR178 for improve
adapter out 12V leakage

P33 modify CN36 symbol for PCMCIA reverse type,
P35 change ln power to +3V_EMINI_AUX to support S4 wake up

0307
P50 change U26,U27 to LLP package for support 3W
P61 change P09 to AOL1426 ,PQ6 to AOL1412 for support 15A_NV_VDD
P34 change U41,U40,U39 to MSOP8 to meet EUV 2.4mm

0309
correct EVT BOM mian source to Substitute List
(1)P50,P60 change PC53,C913,C924 to 1C-2B20153-K000
(2)change C468,C475,C480,C907 to 1C-2B20471-K000
(3)P11,P12,P50 change C265,C284,C286,C232,C710,C738,C303 to 1C-2B20474-K000
(4)P50,P51 change L24 ,L59 to 1L-BBMS32-1600
(5)P57 ,change PL9 to 1L-FBHPW12-1000
(6)P49 ,change C241,C243,C247,C250 to 820P NPO 0603
(7)P60 ,change PC122 to 1C-2M20181-0600
P25 delete Winbond solution

0313
P60 change PC40 to 0.1u to adjust channel current sense by vendor suggestion
P54 change U16 to 78L09L , the same with M620
P61 add PR210,PQ69,change PR133 to 28K_F for VGA power mizer(1.2V and 1.15V switch)
P43 connect NV_GPIO5 to VGA power for power mizer(1.2V and 1.15V switch)
P43 change R930,R931,C938 value to NV_*
P66 connect R752 pin 1 to R750 pin1 to follow CPU_BSEL0
P27 change LED1 to HT-110NG for changing wlan led to side
P51 change CAP16-20 to 47UF for 68UF shortage(evt used 47uf)
P50 change L67,L70 to EBMS100505H121RDC35 for changing mainsource(EVT use this part)

0314
P53 change CN7 to HS8106,防泉
P67 NC CN3(CRT CONN) for ME interfere with thermal module
P34 change CN24 to FOX_U84132C-T3201-4P,black color
P31 change CN15 to FOX_UV91413-WS01P-4P,black color
P11 delete L12,C194,C211,L17,L16,C204,L14,C226,R230
Reserved R234 to +3VRUN and R236 to GND for UMA/Discrete selection,
Refer to Santa Rosa design Guide Rev 2.0 Table 81.

0319
Modify for Clock SI
P30 mount R790,0 ohm and C848,22P for PCI_CB48 SI fail
P66,P27 change RP30 to 18 ohm ,add C 2.2p for CLK_PCIE_MINI# SI fail
P66 change RP24 to 15ohm for CLK_PCIE_SATA# SI fail

P29 swap L51,L50,L49 for layout

0322
MOR
P49 remove R279 for delete Line in path
P50 change C458,C478 to 1000P ,XTR for THD/MR improvement
P50 add C for U44 bypass
P50 change C924 and C913 to NC for THD/MR improvement
P50 change the connection of CON3 pin7 and pin8 to DGND
P50 change GF3 to 0ohm resistor (mounted)
P52 delete R774 and R767 completely for delete MIC_VREF path from CODEC
P49 U22 pin32 change to NC for delete MIC_VREF path from CODEC

P45 change C27,C33,C48,C57 to 0.01uf by nvidia FAE suggestion
P46 change C28,C947,C5,C21 to 0.01uf by nvidia FAE suggestion

EMI
P59 change PR41 to 3.3ohm for EMI
P58 change PR23,PR65 to 3.3 ohm for EMI
P19 add EC36,EC39,EC40 33P bypass for BITCLK

P55 mount C83 for EMI

0326
(1)add AEC_EEPROM_WR# for programming AEC EEPROM
(2)connect DFGT_VR_EN to TP and delete PR10 , VGF_X_CORE 1.05V fix

0327
(3)reserved linear voltage control circuit for logo led suddenly off (U59,Q180,Q179,Q181)
(4)1.5V enable pin change to RUN_ON for no boot from ext debug board issue
add CAP41(470uF) for subwoofer +12V power

0328
(1)change C127 and C130 to 0.22uF, C121 to 1uF.
(2)change the connection of C127 to C291, C130 to C238, C121 to C324.
(3)change PR109 to 18K
(4)change R232/R266 to 33K
(5)change R199/R253 to 1.8K

0329
(1)change R424,R807 to 1K_J for follow M610(MOR request)
(2)remove NVIDIA NC pin TP to enlarge NV_VDD power plan
(3)add R962,R961,L71,L72,EC54,EC55,EC56 for EMI

0331
Reserved CAP42 and PD32 for 1.05V undershoot 100mV
Reserved R963 for S3 resume shutdown

0402
(1)change PC161 to 0.47uf ,50V for adjust +3VRUN and +1_5VRUN
timing(close) for external debug boot
(2)reserved R964 for disable Thmtrip

0403
add CAP44 for LVDS power ripple (too large,spec is 200mv)

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
History			
Size	Document Number		Rev
Custom	M630/M640		SA
Date:	Wednesday, July 11, 2007	Sheet	70 of 71

070602
Page 55 U6 change to 13-AT24C02-8001, add TP for AEC test usage.
Page 58 Remove PJ20,PJ21,PJ32,PJ31,PJ8,PJ11 .
Page 59 Remove PJ14,PJ15,PJ17,PJ18,PJ19 .
Page 60 Remove PJ16,PJ13.
Page 61 Remove PJ33,PJ12,PJ2,PJ6,PJ30,PJ35.
Page 62 Remove PJ7,PJ3,PJ4,PJ5,PJ28.
Page 63 Remove PJ26,PJ27,PJ25, Change PR1 and PJ1 to close gap GP20, GP21,GP22
Add PD33 at +12VRUN output.
Page 64 Remove PJ34.
Page 33 CAP3 change to 1C-44R0476-M200.
Page 27 LED1 change to HT-110UYG.
Page 24 NC SW3 and change to resistor for System ID control
Page 50 change R966 to stuff and R965 to NC.
Page 9 Change to NC : R675, R667, R225 Change to Stuff : R221, R214, R693,
R696, R689, R691, R692, R688, R687 for disable CRT function.
Page 11 Change from stuff to NC :L44,L45,C731,R224,C197,L13,R679,R234,R685,L47,C735,L48,
Change from NC to stuff : R683,R227,R677,R236,R686,R699 for disable CRT function.
Page 66 Change from stuff to NC :Q179,Q180,U59,R946,R953,R951,R952,C955,R945,Q181,R944
to remove 2nd logo LED solution.
Page 57 Add PR214 to 30K ohm, PR215 to 12K ohm, Change PR203 to 22K ohm, PR201 to 39K ohm.
To set the different setting for M630 and M640.
Page 65 Add PR216 30K ohm, change PR182 22K ohm, change PR183 10k ohm.
To set the different setting for M630 and M640.
Page 49 Change CN21 to 2N-0006000-FET0.
Page 17 Add ESD diode D25 for INV_ENABLE and INV_BRADJ signal for U17, U35 damaged issue.
Page 3 Remove TP :TP140,TP146,TP127,TP134,TP125,TP137,TP126,TP157,TP133,TP148,TP142,TP136
,TP120,TP141,TP128,TP119,TP135,TP156
to Remove test point for interference with CPU bracket.
Page 20 NC SW4 and use resistor for system ID control
Page 4 Remove TP159,TP124, TP158,TP32 for not interference with CPU bracket.
Page 40 NC :L5,C70,C595,C608, Change to pull down 10K ohm : R115,R614,R621 diable CRT function.
Page 67 NC : R132,R694,R133,R697,R131,R690,R568,R648,R567,R649,R565,R591,R566,R590,CN3
Disable CRT function.
Page 50 Change F3 to 4A capability.
Page 34 Change C469,C449,C430 to 1C-2B30105-M000 : 25V rating component
Page 44 Change to NC : R647,R645,R646,R626,R609,R610,R611,R634,R635,R624 Disable CRT
Page 52 Change C138,C167 to 4.7u_16V_0805(1C-2B70475-K300) for audio precision test result.
Page 52,50 change CON1, CON2 , CON3 vendor part number.
Page 68 Change nut pad reference to BOSS for factory requirement.
Page 46,45 Remove R52, C39, R17, C24, R561, C487, R93, C63 change Vram clock termination.
Page 25 Reserve caps C957,C958,C959 for Fan_tach signal noise improvement.
Page 57 Add PD34 for different setting for M640.
Page 55 Change net connection for AEC debugging.
Page 28 Change R138 to 8.2K and C82 to X7R for T8 setting to 110 celcius degree.
Page 66, 34 Add F13 and F14 for TUV spec.
Page 52 Change R786 and R782 to 6.8K Change resistor value to meet FSIV 2.0.
Page 66 Change to polyfuse 1M-F006A35-F000 0.35A rating from using 0 ohm at DVT.
(F1,F4,F5,F6,F7) F2 use 0.5A rating.
0604
Page 14,15 Change C125, C122 to X5R rating for high temperature near Dimm module.
Page 20 Add C960 0.luF at IC power pin.
Page 17 change C389 from luF to 0.luF.
Page 64 Stuff PR111 and FQ38 for +3VRUN_TV discharge slow.
0607
Page 57 Implement new UVP protect circuit to prevent insert different adaptor risk.
Page 59 Add EC66,EC67,EC68,EC69,EC70 to +1.8V_S3_SUS to GND for EMI solution.
Page 66, 52 Add EC72,EC73,EC74,EC75 +5VALW to GND ,EC71 +5VALW to +5VALW , EC76, EC77, EC78
, EC79 +5V_S3_SUS to GND for EMI solution. Page 52 EC65 A_GND to GND, Place near L71.
Page 45,46 Reserver 8 caps for Vram power and place 2 pcs for each Vram.
Page 58 Add PC186, PC185 at +3VALW input and output for noise improvement.
Page 25 Add R969 for +ECVCC discharge path reservation.
Page 57 Add PR219 for the discharge of UVP protect circuit, and change PR105 to 10K,
PR218 change to 249K for tolerance control.
Page 34 Change from 0 ohm to common choke for EMI request on all USB port.
Page 28 Change Fan3 circuit for stuff at M630 only.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
History			
Size	Document Number	Rev	
Custom	M630/M640	SA	
Date:	Wednesday, July 11, 2007	Sheet	71 of 71