


- 01. Block Diagram
- 02. System Setting
- 03. CPU(1)\_DMI,PEG,FDI
- 04. CPU(2)\_CLK,SMB,PEG,LPC
- 05. CPU(3)\_DDR3
- 06. CPU(4)\_PROCESSOR POWER
- 07. CPU(5)\_\*\*\*
- 08. CPU(6)\_GND
- 09. CPU(7)\_RESERVED
- 10. CPU\_PCH\_XDP
- 16. DDR3(1)\_SO-DIMMO
- 17. DDR3(2)\_SO-DIMM1
- 18. DDR3(3)\_CA/DQ Voltage
- 20. PCH(1)\_SATA,IHDA,RTC
- 21. PCH(2)\_CLK,SMB,PEG,LPC
- 22. PCH(3)\_FDI,DMI,SYS PWR
- 23. PCH(4)\_DP,PCI,CRT
- 24. PCH(5)\_PCIE,NVRAM,USB
- 25. PCH(6)\_CPU,GPIO,MISC
- 26. PCH(7)\_POWER,GND
- 27. PCH(8)\_POWER,GND
- 28. PCH(9)\_SPI,SMB
- 30. EC\_IT8528
- 31. TP / Keyboard
- 32. RST\_Reset\_Circuit
- 33. LAN-QCA8171/72
- 34. LAN\_RJ45
- 36. AUD(1)\_92HD95
- 37. AUD(2)\_HP/MIC JACK
- 40. CB(1)\_AU6465
- 44. BUG\_Debug
- 45. LVDS\_output
- 46. CRT\_CON
- 48. TV(1)\_HDMI
- 50. THERMAL / FAN
- 51. SATA\_HDD/ODD
- 52. USB\_JACK
- 53. MINICARD\_WLAN
- 56. LED
- 57. DSG\_Discharge
- 60. DC\_DC/BAT\_CONN
- 65. ME\_CONN,Skew Hole
- 70.VGA-PCIE
- 71.VGA-NI4-FRAME BUFFER
- 72.VGA-RGB,XTAL
- 73.VGA-LVDS\_HDMI
- 74.VGA-GPIO,STRAP
- 75.VGA-Power,GND
- 76.VGA-FBA\_HYNIX DDR3 [31:0]
- 77.VGA-FBA\_HYNIX DDR3 [63:32]
- 80\_POWER\_VCORE
- 81\_POWER\_SYSTEM
- 82\_POWER\_+1.05VS
- 83\_POWER\_DDR & VTT
- 84\_POWER\_1.5VS
- 86\_POWER\_\*\*\*
- 87\_POWER\_VGA\_VCORE
- 88\_POWER\_CHARGER
- 89\_POWER\_\*\*\*\*
- 90\_POWER\_DETECT
- 91\_POWER\_LOAD SWITCH
- 92\_POWER\_PROTECT
- 93\_POWER\_SIGNAL
- 94\_POWER\_FLOWCHART
- 95. POWER\_HISTORY

A01 Power SW  
A03 TP  
A04 IO\_USB

# PT10SG platform Rev1.1


## BLOCK DIAGRAM



[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>





**PEG Compensation**

**Enable PCIe Lane Reversal  
Need to PD CFG[2]**

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>




<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>


**If Support PCIe Gen3, change AC Cap to 0.22uF**

<b>PEGATRON</b> Title : CPU(1)_DMI,PEG,FDI		
BG1/CORE		Engineer: Ruby Tsai
Size	Project Name	Rev
B	PT10SG	1.1
Date: Tuesday, February 26, 2013		Sheet 3 of 104

Stuff R0408  
Intel MOW WW14: stuff  
H\_CUPWRGD PD 10Kohm R1.1





DDI Port B: N/A  
DDI Port C: HDM1  
DDI Port D: N/A  
DDI signals Mapping, check 497750



Intel MOW WW14:  
change R0449, R0450 value  
R1.1


Power good for +1.35V\_VCCDDQ (delay > 15ns)  
Processor may be damaged if VIH exceeds the maximum voltage for extended periods.  
SM\_DRAMPWRKOK VIH MAX = 1.0V ; VIH MIN=0.45\*VDDQ

0919 Ken



[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>



[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>


[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>


<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

+1.35V_VCCDDQ	4
+1.35V	16,18,57,83
+VCORE	9,57,80
+VCCIO_OUT	4,32,57
+VCCIO2PCH	27
+VCCIOA_OUT	3,4

Remove S3 power reduction circuit  
0928 Ruby



1009 Ruby remove 1/16 R1.1




- Decoupling guide from Intel (EE)**  
VDDQ 22uF \* 2pcs (stuff)  
10uF \* 2pcs (stuff)  
330uF \* 1pcs (stuff)
- Decoupling guide from Intel (EE)**  
+VCORE 10uF \* 11pcs (stuff)  
22uF \* 19pcs (stuff)  
470uF \* 5pcs (stuff)

- Placement note:  
1. R0602 close to CPU  
2. R0603 close to CPU  
3. R0605 close to VR  
4. R0608 close to CPU  
5. R0607 close to VR  
6. R0611 close to CPU


Unstuff R0622  
Intel MOW WW09: renamed  
VCCIO2PCH to RSVD

100 ohm in power circuit  
0921 Ren




If XDP not implemented, then Route Processor PWR\_DEBUG as a test point.  
This Test point must be clearly labeled  
(shark bay check list 497750)

Cap of 470uF or more place at power schematic



SOCKET\_947P  
12V012BSM001




<b>PEGATRON</b>		Title : CPU(4)_PWR	
BG1CORE		Engineer: Ruby Tsai	
Size	Project Name		Rev
Custom	<b>PT10SG</b>		1.1
Date: Tuesday, February 26, 2013		Sheet	7 of 104


<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>



SOCKET\_947P  
12V012BSM001




SOCKET\_947P  
12V012BSM001

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

Placement note:  
1. R0801 close to CPU



<b>PEGATRON</b> Title : CPU(6)_GND		
BG1(CORE)		Engineer: Ruby Tsai
Size	Project Name	Rev
B	PT10SG	1.1
Date: Tuesday, February 26, 2013		Sheet 8 of 104



**CFG strapping information:** The CFG signals have a default value of '1'

**CFG[1:0]: Reserved configuration lane.**

**CFG[2]: PCIe Static Numbering Lane Reversal- CFG[2] is for the 16x**

- 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
- 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



**CFG[4]: eDP enable**

- 1 = Disabled
- 0 = Enabled

**CFG[6:5]: PCI Express Port Bifurcation Straps**

- 00 = 1 x8, 2 x4 PCI Express\*
- 01 = reserved
- 10 = 2 x8 PCI Express\*
- 11 = 1 x16 PCI Express\*

**CFG[19:7]: Reserved configuration lane.**







<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>


<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>





[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>



PLACE CLOSE TO SODIMM



For RF



H:8mm

**PEGATRON** Title : **DDR3L(1) SO-DIMM**  
 BG1CORE  
 Project Name : **PT10SG** Engineer: **Ruby Tsai**  
 Size : Custom Rev : 1.1  
 Date : Tuesday, February 26, 2013 Sheet : 16 of 104






<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>




Remove CE1603  
0928 Ruby




PLACE CLOSE TO SODIMM

SMBus Slave Address: A4H



For RF



<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

H:4mm

**PEGATRON** Title : **DDR3(2)\_SO-DIMM1**  
 BG1CORE Engineer: **Ruby Tsal**  
 Size Project Name  
 Custom **PT10SG** Rev 1.1  
 Date: **Tuesday, February 26, 2013** Sheet 17 of 104


# DDR3L Vref

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

+1.35V		+1.35V	6,16,57,83
+V_VREF_DQ_DIMM0		+V_VREF_DQ_DIMM0	16
+V_VREF_CA_DIMM0		+V_VREF_CA_DIMM0	16,17
+V_VREF_DQ_DIMM1		+V_VREF_DQ_DIMM1	17
+V_VREF_CA_DIMM1		+V_VREF_CA_DIMM1	16,17


M3: CPU driven VREF path is stuffed be default.  
M1: VREF\_DQ driven by a Voltage Divider Network during Processor power-off

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>




Intel 0203  
M3+M1: Default Recommendation

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>




[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

**RTC battery**




+VCC_RTC	+VCC_RTC	22,27
+3VA	+3VA	27,30,33,57,60,65,81,88,93
+3VS	+3VS	4,16,17,21,22,23,25,26,27,28,30,31,32,36,40,45,46,48,50,51,53,57,91,92
+3VSUS_ORG	+3VSUS_ORG	21,22,24,25,26,27
+12VS	+12VS	28,48,57,91
+1.5VS	+1.5VS	21,22,24,26,27,53,57,84

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>





TPM Settings	J1RST2001
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)




Request by CSC for CMOS clear function

CMOS Settings	J1RST2002
Clear CMOS	Shunt
Keep CMOS	Open (Default)


INTVRMEN: Integrated SUS 1.05V VRM Enables  
 Low: Enable External VRs  
 High: Enable Internal VRs



Strap information:  
 HDA\_SPKR: No reboot strap  
 Low: Disable (Default)  
 High: Enable  
 HDA\_SDO: 1. Flash descriptor security: Sampled Low: in effect. Sampled High: override. 2. HDA\_SDO which sample high on the rising edge of PWROK Will also disable Intel ME.  
 HDA\_DOCK\_EN#: Reserved  
 [0216]: ACZ\_SYNC strap is no longer supported on LPT, by Intel FAE Stu.



<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>













BC8	SATA_RXN_0	51
BEE	SATA_RXP_0	51
AW5	SATA_TXN_0	51
AY8	SATA_TXP_0	51
BC10	SATA_RXN_1	51
BET0	SATA_RXP_1	51
AV10	SATA_TXN_1	51
AW10	SATA_TXP_1	51
BB9	SATA_RXN_2	51
BD9	SATA_RXP_2	51
AV13	SATA_TXN_2	51
AW10	SATA_TXP_2	51
BC12	SATA_RXN_3	51
BET2	SATA_RXP_3	51
AR13	SATA_TXN_3	51
AT13	SATA_TXP_3	51
BD13	SATA_RXN4/PERN1	51
BB13	SATA_RXP4/PERP1	51
AW15	SATA_TXN4/PETN1	51
AW15	SATA_TXP4/PETP1	51
BC14	SATA_RXN5/PERN2	51
BET4	SATA_RXP5/PERP2	51
AP15	SATA_TXN5/PETN2	51
AR15	SATA_TXP5/PETP2	51
AYS	SATA_COMP	51
AP9	SATA_LED#	51
AT1	SATA_DET0_R_N	51
AL2	Int. PU BBS_BIT0_R	51
BD4	SATA_REF	51
BA2	SATA_IREF	51
BB2	SATA_IREF	51

**PEGATRON** Title : PCH(1)\_SATA,HDA,RTC,LPC  
 Engineer: Ruby Tsai

Size	Project Name	Rev
Custom	PT10SG	1.1
Date: Tuesday, February 26, 2013	Sheet	20 of 104

+3VS ○ +3VS 4,16,17,20,22,23,25,26,27,28,30,31,32,36,40,45,46,48,50,51,53,57,91,92  
 +1.5VS ○ +1.5VS 20,22,24,26,27,53,57,84  
 +3VSUS\_ORG ○ +3VSUS\_ORG 20,22,24,25,26,27  
 +VCCAXCK\_VRM ○ +VCCAXCK\_VRM 27



<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>


<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>




If SUSWARN #/SUS\_ACK # handshake is not used, these signals are tied on the board

DG\_486713  
CHKLST\_497750  
0920 JR



Remove DS3 circuit  
0928 Ruby




+3VSUS_ORG	+3VSUS_ORG	20,21,24,25,26,27
+3VS	+3VS	4,16,17,20,21,23,25,26,27,28,30,31,32,36,40,45,46,50,51,53,57,91,92
+1.5VS	+1.5VS	20,21,24,26,27,53,57,84
+VCC_RTC	+VCC_RTC	20,27
+3VSUS	+3VSUS	23,27,28,30,33,37,53,81,92
+5VSUS	+5VSUS	51,52,81,83
+12VSUS	+12VSUS	33,51,81,91
+VCCDSW	+VCCDSW	25,27

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>


[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>





<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>



**CRT Disable: (For discrete graphic)**

1. NC: CRT\_R,CRT\_G,CRT\_B, CRT\_HSYCN,CRT\_VSYN
2. 1KΩ+5% pull-down to GND: DAC\_IREF
3. Connected to GND: CRT\_ITRN
4. Connect to +V3.3: VCCADAC

**BBS\_BIT0, BBS\_BIT1 : Boot BIOS Strap**



BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	Reserved
1	1	SPI (PCH)

Sampled on rising edge of PWROK.

**STP\_A16OVR:**  
**A16 swap override Strap/ Top-Block swap override jumper**

Low=Enabled A16 swap override/ Top-Block swap override

High=Default



Strap information:  
 There signals have a weak internal pull down  
 DDPB\_CTRLDATA: "0" = Port is not detected; "1" = Port is detected  
 DDPC\_CTRLDATA: "0" = Port is not detected; "1" = Port is detected  
 DDPD\_CTRLDATA: "0" = Port is not detected; "1" = Port is detected

**PEGATRON** Title : PCH(4)\_DP,LVDS,CRT

Engineer: Ruby Tsai


Size	Project Name	Rev
Custom	PT10SG	1.1

Date: Tuesday, February 26, 2013 Sheet 23 of 104

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

+3VSUS ○ — +3VSUS 22,23,27,28,30,33,37,53,61,92  
 +3VSUS\_ORG ○ — +3VSUS\_ORG 20,21,22,25,26,27  
 +1.5VS ○ — +1.5VS 20,21,22,26,27,53,57,84



<https://t.me/schematics-laptop>  
<https://t.me/bios-archive>

<https://t.me/schematics-laptop>  
<https://t.me/bios-archive>

<https://t.me/schematics-laptop>  
<https://t.me/bios-archive>

<https://t.me/schematics-laptop>  
<https://t.me/bios-archive>

<https://t.me/schematics-laptop>  
<https://t.me/bios-archive>

<https://t.me/schematics-laptop>  
<https://t.me/bios-archive>

**BIOS Rev. SKU**

ID0	ID1	ID2	PCB Rev.
0	0	0	R1.0
1	0	0	R2.1
0	1	0	R2.1
1	1	0	TBD
0	1	1	TBD
1	1	1	TBD




**CPU. PWR**

ID7	ID8	CPU PWR.
0	0	CPU 17W
1	0	CPU 35W
0	1	CPU 45W
1	1	TBD





+V5V0 -> V5V0 4,16,17,20,21,22,23,26,27,28,30,31,32,36,40,45,46,48,50,51,53,57,91,92  
 +V5V0\_D0 -> V5V0\_D0 20,21,22,24,26,27  
 +V5V0\_DW -> V5V0\_DW 22,27

PCB_ID3	PCB_ID4	PCB_ID5	PCB_ID6	PCB_ID9	PCB_ID10	PCB_ID11	PCB_ID12	PCB_ID13	PCB_ID14	PCB_ID15
1: Standard	1: Premium	1: USB3_0*2	1: HDMI	1: Zero_ODD	1: USA	1: SAM	1: eDP	1: Disable KB_LED	1: USB3_0	1: PS/2+SMBUS TP
0: Entry	0: Mainstream	0: USB3_0*1	0: no HDMI	0: Non Zero ODD	0: PX	0: NoSAM	0: LVDS	0: Enable KB_LED	0: non USB3_0	0: PS/2 TP

R1.1 2/19







R1.1 2/19



<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>




- +V1.05VM\_VCCASW ○ +V1.05VM\_VCCASW 27
- +V1.05VS\_PCH\_VCC ○ +V1.05VS\_PCH\_VCC 25
- +VTT\_PCH\_VCCIO ○ +VTT\_PCH\_VCCIO 27
- +1.05VS ○ +1.05VS 4,27,32,57,80,82
- +1.5VS ○ +1.5VS 20,21,22,24,27,53,57,84
- +3VS ○ +3VS 4,16,17,20,21,22,23,25,27,28,30,31,32,36,40,45,46,48,50,51,53,57,91,92
- +VCCA\_DAC\_1\_2 ○ +VCCA\_DAC\_1\_2
- +V3.3S\_ADACBG ○ +V3.3S\_ADACBG
- +3VSUS\_VCCPSUS ○ +3VSUS\_VCCPSUS 27

<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>



<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>



<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>


<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

PCH SPI ROM



+3VS	+3VS	4, 16, 17, 20, 21, 22, 23, 25, 26, 27, 30, 31, 32, 36, 40, 45, 46, 48, 50, 51, 53, 57, 91, 92
+12VS	+12VS	48, 57, 91
+12VSUS	+12VSUS	33, 51, 81, 91
+3VM_SPI	+3VM_SPI	27
+3VSUS	+3VSUS	22, 23, 27, 30, 33, 37, 53, 81, 92

	16Mb	32Mb
QUAD	05V000000023	05V000000022
DUAL	05V000000010	05V000000005



For QUAD I/O  
Ruby 0928 update

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>




change DP to LVDS SMBus  
to SCL\_3A, SDA\_3A  
JR 0924

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>


SMB1 Link device (+3VS)  
DGPU Thermal sensor  
RTD2132R(eDP to LVDS)



PCH( +3VSUS\_ORG power rail)

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

PCH( +3VSUS\_ORG power rail)






SMBUS Link device (+3VS)  
SPD (A0h, A4h)  
WLAN (NG)  
Touch Pad  
RTD2132R(eOP to LVDS) (6Ah)

remove  
JR 0924

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>

<https://t.me/biosarchive>



**For EC Hardware Strap**

I/O Base Address

Note: It can be programmable by EC firmware

**Share Memory**

Note: It can be programmable by EC firmware.

**PP Enable**

Note: Default Int. Pull-Low

---

**PEGATRON Title : IT8528**

BGI-HW R&D Dept.3 Engineer: Ruby Tsai

Size	Project Name	Rev
Custom	PT10SG	1.1

Date: Tuesday, February 26, 2013 Sheet 30 of 104

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>


<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>


<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

# KB CONNECTER FOR 15"




## Touch Pad Module





# Thermal Policy

+3VA\_ECO --- +3VA\_EC 28,30  
 +3VSO --- +3VS 4,16,17,20,21,22,23,25,26,27,28,30,31,36,40,45,46,48,50,51,53,57,91,92



<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>



<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<b>PEGATRON</b>		Title : <b>RST_Reset Circuit</b>	
BG1CORE		Engineer: <b>Ruby Tsai</b>	
Size B	Project Name <b>PT10SG</b>		Rev 1.1
Date: <b>Tuesday, February 26, 2013</b>		Sheet <b>32</b> of <b>104</b>	

ATHEROS/QCA8171(gigaLAN)	02V00000015
ATHEROS/QCA8172(100LAN)	02V00000016



3.3V Current/Power	QCA8171	QCA8172
LDO mode	277mA/915mW	111mA/366mW
SWR mode	136mA/448 mW	56mA/183mW

R3307 and R3308 are not necessary if pull-high resistors exist on mainboard already.








LED[0] -> 1:High core voltage ; 0:Low core voltage  
 LED[1] -> 1:SWR ; 0:LDO

Both LED0 and LED1 with internal pull-high resistors in the chip, R3328, R3330, R3331 and R3332 must be removed.




For QCA8171-C, it can only work at high core voltage mode





<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>










Transformer close J3401 1G




<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>



Transformer close J3401 10M/100M



1223-0157000  
(same 2012)



Place near chassis GND

<b>PEGATRON</b>		<b>Title : RJ45</b>	
PEGATRON - UNIHAN CORP.		Engineer: Tina Lee	
Size	Project Name	<b>PT10SG</b>	
Custom	P/N	Rev 1.1	
Date: Tuesday, February 26, 2013		Sheet	34 of 95



# Audio Codec

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>


Intel 1.01 Design Guide update #440484  
 R1.1 use dual mosfet

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>



+5VS +5VS 30,31,46,48,50,51,56,57,66,80,87,91  
 +3VS +3VS 4,16,17,20,21,22,23,25,26,27,28,30,31,32,40,45,46,48,50,51,53,57,91,92



## DIGITAL




[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>





Resistor	SENSE_A
39.2K	PORT A
20.0K	PORT B
10.0K	Port C
5.11K	SPDIFOUT
2.49K	Pull-up to AVDD

Table 3. Jack Detect




## ANALOG



Pins 40-QFN	Port	Input	Output	Headphone	BTL	Mic Bias (Vref pin)	Input boost amp
22/23	A		Yes	Yes			
17/18	B	Yes				Yes	Yes
14/15	C	Yes				Yes	Yes
32/33/36/37	D		Yes		Yes		
3 (CLK=2)	E (DMIC0)	Yes				NA	Yes
4 (CLK=2)	F (DMIC1)	Yes				NA	Yes
40	SPDIF_OUT			Yes			

Table 1. Port Functionality




close to codec

close to connector

M : 1217-00P1000  
 S : 1217-010R000


### AMP De-Pop Control circuit



<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>



1/2 R1.1



MIC JACK  
normal open

M : 1214-00TE000  
S : 1214-00TN000


Close to J3701.



HP JACK  
normal open





M : 1214-00TE000  
S : 1214-00TN000

Close to J3702.




12/07 R1.1

https://t.me/schematicsLaptop  
 https://t.me/biosarchive




	AU6465 W/48MHz (Default)	AU6465R
Mount	R4005	
Unmount		R4005 , R4003

SD\_CLK  
 SD\_CLK trace length shorter , surround with GND



CLOCK SOURCE SELECT:  
 XTALSEL = 0 (12MHZ)  
 XTALSEL = 1 (48MHZ Default)



remove 12/3 R1.1

**PEGATRON** Title : AU6465

BG1-CSC-HW R&D Dept.5 Engineer: Tina\_Lee

Size	Project Name	Rev
<b>Custom</b>	<b>PT10SG</b>	1.1

Date: Tuesday, February 26, 2013 Sheet 40 of 104

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>


<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

### DEBUG CARD CONN.



<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>





<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<https://t.me/schematicsdesktop>

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>









<https://t.me/biosarchive>

<b>PEGATRON</b> Title : <b>BUG_Debug</b>		Rev
BG1-CSC-HW R&D Dept.5		Engineer: <b>Ruby Tsai</b>
Size	Project Name	Rev
B	<b>PT10SG</b>	1.1
Date: <b>Tuesday, February 26, 2013</b>		Sheet <b>44</b> of <b>104</b>



<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

Ruby 0924












### Table 2 Operation Mode Table

PIN30		PIN31	
0	1	0	1
X		X	EP Mode
	RCM		EEPROM




[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>








<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>




### U5001 Close to CPU



### U5003 Close to GPU






### FAN



<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>




# HDD







+5VS and +5VS\_ODD Trace need more width to avoid blue Ray DVD rush current

# ODD



## ZERO POWER ODD SUPPORT support Hokey turn off ODD power



### USB 2.0 port x2 (Left Up)



### USB 3.0 ports x 1 (Right Up)






### USB 3.0 ports x 1 with Sleep & Charge (Right Down)



Standard --> TPS2546RTER

Flow Line Condition	Device Control Pins			
	CTL1	CTL2	CTL3	ILIM_SEL
DCH	0	0	0	X
CDP	1	1	1	1
SDP2	1	1	1	0
SDP1	1	1	0	X
	0	1	0	X
DCP_SHORT	1	0	0	X
DCP_DIVIDER	1	0	1	X
	0	1	1	X
DCP_Auto	0	0	1	X

#### Tod's spec


Battery Charge mode	
Apple 1.0A mode	Yes
DCP mode	Yes
Apple 2.0A mode	Yes








### H =4mm Half Card

**WLAN +3VS bypass capacitor:**  
 Place 0.1uF near pin 2,24,52,39 41.  
 Place 10uF near +3VS\_WLAN source side.




**WLAN +1.5V bypass capacitor:**



R1.1 1/23


# Order of Indicator LEDs

## DC-IN/Battery Power WiFi




← Left  Right →

<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>



R1.1

12/3 R1.1



VGA discharge

+3VA	+3VA	20,27,30,33,60,65,81,88,93
+VCCORE	+VCCORE	6,9,80
+VCCIO_OUT	+VCCIO_OUT	4,6,32
+0.675VS	+0.675VS	16,17,83
+1.05VS	+1.05VS	4,26,27,32,80,82
+1.5VS	+1.5VS	20,21,22,24,26,27,53,84
+3VS	+3VS	4,16,17,20,21,22,23,25,26,27,28,30,31,32,36,40,45,46,48,50,51,53,91,92
+5VS	+5VS	30,31,36,46,48,50,51,56,66,80,87,91
+3V	+3V	23,44,45,91
+5V	+5V	91

**PEGATRON** Title : **DSG Discharge**  
 Engineer: **Ruby Tsai**


Size	Project Name	Rev
Custom	<b>PT10SG</b>	1.1

Date: **Tuesday, February 26, 2013** Sheet **57** of **104**


<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>



# DC IN




# Battery Connector




<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>


**CPU : Screw Ex4**  
**DXF : DETAIL A**




**PCB : Screw Ax10**  
**DXF : ITEAM A**



**Locate : Screw Dx1**  
**DXF : ITEAM D**




**VGA : Screw Fx2**  
**DXF : DETAIL B**  
**TOP Side**



1/23 R1.1


**TOP/BOT : GND Cx5**

**DXF : ITEAM C**




092

**LID Switch(Hall sensor)**




Note:  
LID\_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.



<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

<b>PEGATRON</b> Title <b>ME_CONN,Skew Hole</b>		
Engineer: <b>Tina Lee</b>		
Size	Project Name	Rev
B	<b>PT10SG</b>	1.1
Date: <b>Tuesday, February 26, 2013</b> Sheet <b>65</b> of <b>104</b>		


# PWR BRD




M : 1218-0082000  
S : 1218-003R000  
S : 1218-018L000

<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>



# EMI




# ADAPTOR VOLTAGE DETECTOR.



<b>PEGATRON</b> Title : <b>PEW BRD/IO BRD</b>	
BG1-CSC-HW R&D Dept.5	Engineer: <b>Tina Lee</b>
Size B	Project Name <b>PT10SG</b>
Date: <b>Tuesday, February 26, 2013</b>	Rev 1.1
Sheet <b>66</b> of <b>104</b>	







**PCIEG => From CPU**  
**PCIENB : to CPU**








AD17	NC_11	NC
AC17	NC_5	NC
AE15	NC_15	NC
AF15	NC_22	NC
AC18	NC_6	NC
AB18	NC_1	NC
AG15	NC_28	NC
AG16	NC_29	NC
AB19	NC_2	NC
AC19	NC_7	NC
AF16	NC_23	NC
AE16	NC_16	NC
AD20	NC_12	NC
AC20	NC_8	NC
AE18	NC_17	NC
AF18	NC_24	NC
AC21	NC_9	NC
AB21	NC_3	NC
AG18	NC_30	NC
AG19	NC_31	NC
AD23	NC_13	NC
AE23	NC_20	NC
AF19	NC_25	NC
AE19	NC_18	NC
AF24	NC_27	NC
AE24	NC_21	NC
AE21	NC_19	NC
AF21	NC_26	NC
AG24	NC_34	NC
AG25	NC_35	NC
AG21	NC_32	NC
AG22	NC_33	NC
GF119	GF117	NC
	GK208	NC




N14P-GV2  
 02V0A0000019  
 /VGA







<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>


76,77 FBAD[0..63]   
 76,77 FBA\_CMD[0..30]   
 76,77 FBAD\_CMD[0..7]   
 76,77 FBADQS\_WP[0..7]   
 76,77 FBADQS\_RN[0..7] 

U7001B		2/14 FBA	
	NC	FB_CLAMP	
FBAD0	E18	FBA_D0	
FBAD1	F18	FBA_D1	
FBAD2	E16	FBA_D2	
FBAD3	D20	FBA_D3	
FBAD4	D20	FBA_D4	
FBAD5	D21	FBA_D5	
FBAD6	F20	FBA_D6	
FBAD7	E21	FBA_D7	
FBAD8	E15	FBA_D8	
FBAD9	D15	FBA_D9	
FBAD10	F15	FBA_D10	
FBAD11	F13	FBA_D11	
FBAD12	C13	FBA_D12	
FBAD13	E13	FBA_D13	
FBAD14	E13	FBA_D13	
FBAD15	D13	FBA_D14	
FBAD16	E15	FBA_D15	
FBAD17	C16	FBA_D16	
FBAD18	A13	FBA_D17	
FBAD19	A15	FBA_D18	
FBAD20	B18	FBA_D19	
FBAD21	A18	FBA_D20	
FBAD22	A19	FBA_D22	
FBAD23	C19	FBA_D22	
FBAD24	B24	FBA_D23	
FBAD25	C23	FBA_D24	
FBAD26	A25	FBA_D25	
FBAD27	A24	FBA_D26	
FBAD28	A21	FBA_D27	
FBAD29	B21	FBA_D28	
FBAD30	C20	FBA_D29	
FBAD31	C21	FBA_D30	
FBAD32	B22	FBA_D31	
FBAD33	B24	FBA_D32	
FBAD34	Y22	FBA_D33	
FBAD35	F23	FBA_D34	
FBAD36	G25	FBA_D35	
FBAD37	N26	FBA_D36	
FBAD38	N23	FBA_D37	
FBAD39	N24	FBA_D38	
FBAD40	V23	FBA_D39	
FBAD41	V22	FBA_D40	
FBAD42	G23	FBA_D41	
FBAD43	U22	FBA_D42	
FBAD44	Y24	FBA_D43	
FBAD45	AA24	FBA_D44	
FBAD46	V22	FBA_D45	
FBAD47	AA23	FBA_D46	
FBAD48	AD27	FBA_D47	
FBAD49	AB25	FBA_D48	
FBAD50	AD26	FBA_D49	
FBAD51	AC25	FBA_D50	
FBAD52	AA27	FBA_D51	
FBAD53	AA26	FBA_D52	
FBAD54	W26	FBA_D53	
FBAD55	Y25	FBA_D54	
FBAD56	R26	FBA_D55	
FBAD57	Y25	FBA_D56	
FBAD58	N27	FBA_D57	
FBAD59	R27	FBA_D58	
FBAD60	V26	FBA_D59	
FBAD61	V27	FBA_D60	
FBAD62	W27	FBA_D61	
FBAD63	W25	FBA_D62	
		FBA_D63	
FBADQM0	D19	FBA_DQM0	
FBADQM1	D14	FBA_DQM1	
FBADQM2	C17	FBA_DQM2	
FBADQM3	C22	FBA_DQM3	
FBADQM4	P24	FBA_DQM4	
FBADQM5	W24	FBA_DQM5	
FBADQM6	AA25	FBA_DQM6	
FBADQM7	U25	FBA_DQM7	
FBADQS_WP0	E19	FBA_DQS_WP0	
FBADQS_WP1	C15	FBA_DQS_WP1	
FBADQS_WP2	B16	FBA_DQS_WP2	
FBADQS_WP3	B22	FBA_DQS_WP3	
FBADQS_WP4	R25	FBA_DQS_WP4	
FBADQS_WP5	AB26	FBA_DQS_WP5	
FBADQS_WP6	AB26	FBA_DQS_WP6	
FBADQS_WP7	T26	FBA_DQS_WP7	
FBADQS_RN0	F19	FBA_DQS_RN0	
FBADQS_RN1	C14	FBA_DQS_RN1	
FBADQS_RN2	A16	FBA_DQS_RN2	
FBADQS_RN3	A22	FBA_DQS_RN3	
FBADQS_RN4	F25	FBA_DQS_RN4	
FBADQS_RN5	W22	FBA_DQS_RN5	
FBADQS_RN6	AB27	FBA_DQS_RN6	
FBADQS_RN7	T27	FBA_DQS_RN7	
FBA_CMD0	C27	FBA_CMD0	
FBA_CMD1	C26	FBA_CMD1	
FBA_CMD2	E24	FBA_CMD2	
FBA_CMD3	F24	FBA_CMD3	
FBA_CMD4	D27	FBA_CMD4	
FBA_CMD5	D26	FBA_CMD5	
FBA_CMD6	F25	FBA_CMD6	
FBA_CMD7	F26	FBA_CMD7	
FBA_CMD8	F23	FBA_CMD8	
FBA_CMD9	G22	FBA_CMD9	
FBA_CMD10	G23	FBA_CMD10	
FBA_CMD11	G24	FBA_CMD11	
FBA_CMD12	F27	FBA_CMD12	
FBA_CMD13	G25	FBA_CMD13	
FBA_CMD14	G27	FBA_CMD14	
FBA_CMD15	G26	FBA_CMD15	
FBA_CMD16	M24	FBA_CMD16	
FBA_CMD17	M23	FBA_CMD17	
FBA_CMD18	K24	FBA_CMD18	
FBA_CMD19	K23	FBA_CMD19	
FBA_CMD20	M27	FBA_CMD20	
FBA_CMD21	M26	FBA_CMD21	
FBA_CMD22	M25	FBA_CMD22	
FBA_CMD23	K26	FBA_CMD23	
FBA_CMD24	K22	FBA_CMD24	
FBA_CMD25	J23	FBA_CMD25	
FBA_CMD26	J25	FBA_CMD26	
FBA_CMD27	J24	FBA_CMD27	
FBA_CMD28	K27	FBA_CMD28	
FBA_CMD29	K25	FBA_CMD29	
FBA_CMD30	J27	FBA_CMD30	
FBA_CMD31	J26	FBA_CMD31	
FBA_CLK0	D24	FBA_CLK0	76
FBA_CLK0#	D25	FBA_CLK0#	76
FBA_CLK1	N22	FBA_CLK1	77
FBA_CLK1#	M22	FBA_CLK1#	77
FBA_WCK01#	D18	FBA_WCK01#	
FBA_WCK23#	D17	FBA_WCK23#	
FBA_WCK45#	D16	FBA_WCK45#	
FBA_WCK67#	T24	FBA_WCK67#	
FBA_WCK45#	U24	FBA_WCK45#	
FBA_WCK67#	V24	FBA_WCK67#	
FBA_WCK45#	V25	FBA_WCK45#	
FBA_WCK67#	V25	FBA_WCK67#	
FB_PLLAVDD_1	F16		
FB_PLLAVDD_2	P22		
FB_DLLAVDD	H22		
FB_VREF_PROBE	D23		



<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>






UNconnected  
 Leave DACA\_VDD floating  
 DACA\_VREF, DACA\_RSET, IO floating

120 mA

U7001K



3/14 DACA		GF117		GF119/GK208	
W5	DACA_VDD	GF117	NC	GF119/GK208	I2CA_SCL
AE2	DACA_VREF	GF117	TSEN_VREF	GF119/GK208	I2CA_SDA
AF2	DACA_RSET	GF117	NC	GF119/GK208	DACA_HSYNC
		GF117	NC	GF119/GK208	DACA_VSYNC
		GF117	NC	GF119/GK208	DACA_RED
		GF117	NC	GF119/GK208	DACA_GREEN
		GF117	NC	GF119/GK208	DACA_BLUE

N14P-GV2  
 02V0A0000019  
 /VGA




<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

# LVDS




<https://t.me/schematics-laptop>  
<https://t.me/biosarchive>

# HDMI



Check it




**PEGATRON** Title : **VGA\_LVDS.HDMI**  
BG1-CSC-HW R&D Dept.5 Engineer: **Tina\_Lee**

Size	Project Name	Rev
Custom	<b>PT10SG</b>	1.1

Date: **Tuesday, February 26, 2013** Sheet **73** of **102**

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>



**BINARY STRAP MODE MAPPING for N14M-GL**

Pin Name	Mapping
ROM_SCLK	SMB_ALT_ADDR Pull down 10K
ROM_SI	SUB_VENDOR Pull down 10K
ROM_SO	VGA_DEVICE Pull down 10K
STRAP0	RAM_CFG[0]
STRAP1	RAM_CFG[1]
STRAP2	RAM_CFG[2]
STRAP3	RAM_CFG[3]
STRAP4	PCI_MAX_SPEED Pull down 10K


  

**RAM\_CFG [3:0]**

Vendor	Part Number	Strap
Micron	MT41J128M16JT-093G:K (NA)	0x1 (0001)
Micron	MT41J128M16JT-107G:K (NA)	0x1 (0001)
	(TBD) (0315-00YF0TB)	0x1 (0001)
Hynix	H5TQ4G63MFR-11C (NA)	0x3 (0011)
Hynix	H5TQ4G63AFR-11C (0315-01110TB)	0x4 (0100)
Samsung	K4W2G1646E-BC1A (0315-010B0TB)	0x5 (0101)
Samsung	K4W2G1646E-BC11 (0315-00XJ0TB)	0x5 (0101)
Hynix	H5TQ2G63DFR-N0C (0315-010C0TB)	0x6 (0110)
Hynix	H5TQ2G63DFR-11C (0315-00UD0TB)	0x6 (0110)
Samsung	R4W4G1646E-HC11 (0315-00RN0TB)	0x8 (1011)
Micron	MT41K256M16HA-107G:E (0315-00X90TB)	0xD (1101)

1: Pull up 10k  
0: Pull down 10k

10/22



**STRAP0 (0,1,1,1,1 pu 45K)**

```

USER [3:0]
0 2 1 0 PANEL VS/HS
0 0 0 0 XGA +/-
0 0 0 1 XGA +/-
0 0 1 0 SXGA +/-
0 0 1 1 SXGA +/-
0 1 0 0 RSTD N/A
0 1 1 0 RSTD N/A
    
```

**STRAP1 (0,1,1,1,1 PD 45K)**

```

3GIO_PADCFG [3:0] 11/13
0 2 1 0 Gen3 support
0 1 1 0 Gen3 Gen2 only
others RESERVED
    
```

**ROM\_SO (1,0,0,0 PU 5K)**

LOGICAL BIT

2	FB[1]
3	FB[0]
1	SMB_ALT_ADDR
0	VGA_DEVICE

**STRAP2 (0,0,1,0 PD 15K)**

for GV2 QS

LOGICAL BIT

0	PCI_DEVID[0]
1	PCI_DEVID[1]
2	PCI_DEVID[2]
3	PCI_DEVID[3]

**STRAP3 (0,0,0,0 PD 5K)**

LOGICAL BIT

0	SOR0_EXPOSED
1	SOR1_EXPOSED
2	SOR2_EXPOSED
3	SOR3_EXPOSED

**STRAP4 (0,1,1,1 PD 45K)**

LOGICAL BIT

0	PCI_DEVID[4]
1	PCI_DEVID[5]
0	PEX_PLL_EN_TERM

4.99K PU 1000 PD 0000  
10.0K PU 1001 PD 0001  
15.0K PU 1010 PD 0010  
20.0K PU 1011 PD 0011  
24.9K PU 1100 PD 0100  
30.1K PU 1101 PD 0101  
34.8K PU 1110 PD 0110  
45.3K PU 1111 PD 0111

4.99K : 1022-00DD0000  
10.0K : 1022-00090000  
15.0K : 1022-00380000  
20.0K : 1022-005M0000  
24.9K : 1022-007M0000  
30.0K : 1022-009Z0000  
34.8K : 1022-00AG0000  
45.3K : 1022-00CQ0000

**PCI\_DEVID [3..0]**

N12P-GV2 ES --> 0x12AD ~ 1 1 0 1 --> pull up 30K  
N12P-GV2 QS --> 0x1292 ~ 0 0 1 0 --> pull down 15K

**ROM\_SI RAMCONFIG (0,1,0,1 PD 30K)**


Micron 128Mx16

**RAM\_CFG [3:0]**

Vendor	RVL	AVL	Strap
Micron	**MT41J128M16JT-093G:K (NA)		0x5 (0101) Pull down 30k
Micron	MT41J128M16JT-107G:K (NA)		0x5 (0101) Pull down 30k
	(TBD)	(0315-00YF0TB)	0x5 (0101) Pull down 30k
Samsung	**K4W2G1646E-BC1A (0315-010B0TB)		0x7 (0111) Pull down 45k
	RN7431G6E-BC11 (0315-00XJ0TB)		0x7 (0111) Pull down 45k

\*\* RVL list part


**MULTI-LEVEL MODE STRAPPING for N14P-GV2/GS**








<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>



+VGA\_VCORE




+VGA\_VCORE



<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>


# FBA Patyition 31..0 RANK 0

## \*TOP SIDE\* --- M2




# FBA Patyition 31..0 RANK 1

## \*BOT SIDE\* --- M502




<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

## \*TOP SIDE\* --- M1




## \*BOT SIDE\* --- M501




# FBA Patyition 63..32 RANK 0

\*TOP SIDE\* --- M4




\*TOP SIDE\* --- M3




# FBA Patyition 63..32 RANK 1

\*BOT SIDE\* --- M504




\*BOT SIDE\* --- M503




<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

# Shark bay



<https://t.me/schematics1aptop>  
<https://t.me/biosarchive>

# +5VO & +3VO POWER SUPPLY




+5V  
TDC : 6.0074A  
Frequency : 300KHz  
PWR Cap. : 220uF  
Total Cap. : 220uF  
ESR : 15mOHM

+3V  
TDC : 3.2151A  
Frequency : 350KHz  
PWR Cap. : 220uF  
Total Cap. : 220uF  
ESR : 15mOHM


<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>

# +1.05VS POWER SUPPLY




<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>

# DDR & VTT POWER SUPPLY



<https://t.me/schematicsaptop>  
<https://t.me/biosarchive>

# 1.5VS POWER SUPPLY



<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>




<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

<Variant Name>

<b>PEGATRON</b>		Title :POWER_N/A	
Engineer:			
Size	Project Name	Rev	
Custom		1.1	
Date: Tuesday, February 26, 2013		Sheet	26 of 94

# VGA\_CORE POWER SUPPLY

	N14M-GL	N14P-GV2
R8723	39K	20K
R8721	30K	20K
R8716	3K	2K
R8713	27K	18K
C8720	2.2nF	2.7nF
R8727	22K	20K
Vmin	0.65V	0.6V
Vmax	1.15V	1.2V
Vboot	0.9V	0.9V
L8701	0.47uH	0.36uH
L8702	0.47uH	0.36uH
Q8701	SIRA14	SIRA10
Q8704	SIRA14	SIRA10
optional naming	/N14M-GL	/N14P-GV2



VGA_PSI#	VO_action
~ 0.8V	1 Phase DEM
1.2 ~ 1.8V	1 Phase FCCM
2.4V ~	2 Phase FCCM

1 PHASE N14M-GL	2 PHASE N14P-GV2	2 PHASE N14P-GS
EDP=24.33A	EDP=33A	EDP=36A
TDC=17.72A	TDC=28A	TDC=28A
OCF=40A	OCF=70A	OCF=70A



+VGA_VCORE (2 Phase)	
TDC	:28A
Frequency	:305KHz
PWR Cap.	:940uF
EE Cap.	:139.5uF
Total Cap.	:1079.5uF
ESR	:3mOHM

+VGA_VCORE (1 Phase)	
TDC	:17.72A
Frequency	:305KHz
PWR Cap.	:940uF
EE Cap.	:139.5uF
Total Cap.	:1079.5uF
ESR	:3mOHM

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

# BATTERY CHARGER

Adapter 90W=4.74A  
Adapter 65W=3.42A



<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

-Variant Name-

<b>PEGATRON</b>		<b>Title :POWER_CHARGER</b>	
		Engineer: <b>Duke_Wen</b>	
Size	Project Name	Rev	
Custom	<b>SB5</b>	2.0	
Date: <b>Tuesday, February 26, 2013</b>		Sheet <b>88</b> of <b>15</b>	

5

4

3

2

1

D

D

C

C

B

B

A

A

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

<Variant Name>

<b>PEGATRON</b> Title : <b>POWER_N/A</b>		
Engineer:		
Size A	Project Name	Rev 1.1
Date: <b>Tuesday, February 26, 2013</b>	Sheet	<b>89</b> of <b>99</b>

5


4

3

2

1

### BATTERY IN DETECT




<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>

<Variant Name>


**PEGATRON** Title : **POWER\_DETECT**  
Engineer: *Duke\_Wen*

Size	Project Name	Rev
Custom	<b>SB5</b>	1.1
Date: <i>Tuesday, February 26, 2013</i>		Sheet <b>90</b> of <b>99</b>


### SUSB#\_PWR POWER



### SUSC#\_PWR POWER 2012 09 21




### DSC#\_PWR POWER(DGPU)




30,71,74	GPU_FB_CLAMP
25,87,92	DGPU_PWROK
57,87,91,93	DGPU_EN_PWR
57	DGPU_PWROK_C


### SUSB#\_PWR POWER Control



### SUSC#\_PWR POWER Control



### DSC\_VGA\_PWR POWER Control



<https://t.me/schematicsLaptop>  
<https://t.me/biosarchive>


<Variant Name>

**PEGATRON Title :POWER\_LOAD SWITCH**


Engineer: **Mario\_tsal**

Size	Project Name	Rev
Custom	<b>CP1</b>	1.0
Date: Tuesday, February 26, 2013	Sheet	91 of 94

# POWER GOOD DETECTOR




<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>




<Variant Name>

<b>PEGATRON</b> Title : <b>POWER_PROTECT</b>		
Engineer: <b>Duke_Wen</b>		
Size Custom	Project Name <b>SB5</b>	Rev 2.0
Date: <b>Tuesday, February 26, 2013</b>	Sheet <b>92</b> of <b>94</b>	



## FOR POWER TEST




[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)  
<https://t.me/biosarchive>

<Variant Name>





<b>PEGATRON</b>		Title : <b>POWER_SIGNAL</b>	
		Engineer: <b>Duke_Wen</b>	
Size Custom	Project Name	<b>SB5</b>	Rev 2.0
Date: <b>Tuesday, February 26, 2013</b>		Sheet <b>93</b> of <b>94</b>	



00000000	00000000
Page 01	Change 0E10 address
Page 02	Set 0E10_ADDRESS content 7 and 0E1010 to pull low PRD2_0FF1
Page 03	Settable all the content optimal value
Page 04	Change 0E10 Parameter
00000000	00000000
Page 05	Remove Item 0F 0E10 0E10 / 0E10 000F00 0E10/ 0E10/ 0E10 - 000F00
Page 06	Remove 0E10_0E10 not change
Page 07	Change Param 0F 0E10 notional attribute to 0
Page 08	Change 0E10 to 0E1040 item
Page 09	Change 0E10 to notional param attribute
Page 10	Change Param 0F 0E10 notional attribute to 0
Page 11	Remove 0E10 to 0E1040 item
Page 12	Change 0E10 to notional param attribute
Page 13	Remove 0E 0E1040
Page 14	Set 0E1010 item 0E10_0E10 not change
Page 15	Change 0E10_0E10/0E10 0E101000 ] to 0.00000000
Page 16	Change 0E10_0E10/0E10 0E101000 ] to 0.00000000
Page 17	Change 0E10_0E10/0E10 0E101000 ] to 0.00000000
Page 18	Change 0E10_0E10/0E10 0E101000 ] to 0.00000000
Page 19	Set 0E1010 item
00000000	00000000
Page 20	Change 0E10_0E10 not change
Page 21	Set 0E1010 0E10
00000000	00000000
Page 22/23	Change 0E10/0E10 Parameter
Page 24	Change param notional param 0E10 to 0E10
00000000	00000000
Page 25	Change 0E10/0E10 Item 0E1040 to 0E10
Page 26	Change 0E10 Item 0E10/0E10 to 0E10/0E10
00000000	00000000
Page 27	Set 0E10/0E10 0E10
00000000	00000000
Page 28	Change 0E10/0E10 Item 0E1040 to 0E10
Page 29	Change param notional param 0E10 to 0E10
00000000	00000000
Page 30	Change 0E10/0E10 Item 0E1040 to 0E10
Page 31	Change param notional param 0E10 to 0E10
00000000	00000000
Page 32	Change 0E10/0E10 Item 0E1040 to 0E10
Page 33	Change param notional param 0E10 to 0E10
00000000	00000000
Page 34	Change 0E10/0E10 Item 0E1040 to 0E10
Page 35	Change param notional param 0E10 to 0E10
00000000	00000000
Page 36	Change 0E10/0E10 Item 0E1040 to 0E10
Page 37	Change param notional param 0E10 to 0E10
00000000	00000000
Page 38	Change 0E10/0E10 Item 0E1040 to 0E10
Page 39	Change param notional param 0E10 to 0E10
00000000	00000000
Page 40	Change 0E10/0E10 Item 0E1040 to 0E10
Page 41	Change param notional param 0E10 to 0E10
00000000	00000000
Page 42	Change 0E10/0E10 Item 0E1040 to 0E10
Page 43	Change param notional param 0E10 to 0E10
00000000	00000000
Page 44	Change 0E10/0E10 Item 0E1040 to 0E10
Page 45	Change param notional param 0E10 to 0E10
00000000	00000000
Page 46	Change 0E10/0E10 Item 0E1040 to 0E10
Page 47	Change param notional param 0E10 to 0E10
00000000	00000000
Page 48	Change 0E10/0E10 Item 0E1040 to 0E10
Page 49	Change param notional param 0E10 to 0E10
00000000	00000000
Page 50	Change 0E10/0E10 Item 0E1040 to 0E10
Page 51	Change param notional param 0E10 to 0E10
00000000	00000000
Page 52	Change 0E10/0E10 Item 0E1040 to 0E10
Page 53	Change param notional param 0E10 to 0E10
00000000	00000000
Page 54	Change 0E10/0E10 Item 0E1040 to 0E10
Page 55	Change param notional param 0E10 to 0E10
00000000	00000000
Page 56	Change 0E10/0E10 Item 0E1040 to 0E10
Page 57	Change param notional param 0E10 to 0E10
00000000	00000000
Page 58	Change 0E10/0E10 Item 0E1040 to 0E10
Page 59	Change param notional param 0E10 to 0E10
00000000	00000000
Page 60	Change 0E10/0E10 Item 0E1040 to 0E10
Page 61	Change param notional param 0E10 to 0E10
00000000	00000000
Page 62	Change 0E10/0E10 Item 0E1040 to 0E10
Page 63	Change param notional param 0E10 to 0E10
00000000	00000000
Page 64	Change 0E10/0E10 Item 0E1040 to 0E10
Page 65	Change param notional param 0E10 to 0E10
00000000	00000000
Page 66	Change 0E10/0E10 Item 0E1040 to 0E10
Page 67	Change param notional param 0E10 to 0E10
00000000	00000000
Page 68	Change 0E10/0E10 Item 0E1040 to 0E10
Page 69	Change param notional param 0E10 to 0E10
00000000	00000000
Page 70	Change 0E10/0E10 Item 0E1040 to 0E10
Page 71	Change param notional param 0E10 to 0E10
00000000	00000000
Page 72	Change 0E10/0E10 Item 0E1040 to 0E10
Page 73	Change param notional param 0E10 to 0E10
00000000	00000000
Page 74	Change 0E10/0E10 Item 0E1040 to 0E10
Page 75	Change param notional param 0E10 to 0E10
00000000	00000000
Page 76	Change 0E10/0E10 Item 0E1040 to 0E10
Page 77	Change param notional param 0E10 to 0E10
00000000	00000000
Page 78	Change 0E10/0E10 Item 0E1040 to 0E10
Page 79	Change param notional param 0E10 to 0E10
00000000	00000000
Page 80	Change 0E10/0E10 Item 0E1040 to 0E10
Page 81	Change param notional param 0E10 to 0E10
00000000	00000000
Page 82	Change 0E10/0E10 Item 0E1040 to 0E10
Page 83	Change param notional param 0E10 to 0E10
00000000	00000000
Page 84	Change 0E10/0E10 Item 0E1040 to 0E10
Page 85	Change param notional param 0E10 to 0E10
00000000	00000000
Page 86	Change 0E10/0E10 Item 0E1040 to 0E10
Page 87	Change param notional param 0E10 to 0E10
00000000	00000000
Page 88	Change 0E10/0E10 Item 0E1040 to 0E10
Page 89	Change param notional param 0E10 to 0E10
00000000	00000000
Page 90	Change 0E10/0E10 Item 0E1040 to 0E10
Page 91	Change param notional param 0E10 to 0E10
00000000	00000000
Page 92	Change 0E10/0E10 Item 0E1040 to 0E10
Page 93	Change param notional param 0E10 to 0E10
00000000	00000000
Page 94	Change 0E10/0E10 Item 0E1040 to 0E10
Page 95	Change param notional param 0E10 to 0E10
00000000	00000000
Page 96	Change 0E10/0E10 Item 0E1040 to 0E10
Page 97	Change param notional param 0E10 to 0E10
00000000	00000000
Page 98	Change 0E10/0E10 Item 0E1040 to 0E10
Page 99	Change param notional param 0E10 to 0E10
00000000	00000000
Page 100	Change 0E10/0E10 Item 0E1040 to 0E10
Page 101	Change param notional param 0E10 to 0E10



<https://t.me/schematicslaptop>  
<https://t.me/biosarchive>




<https://t.me/schematicsdesktop>  
<https://t.me/biosarchive>

<b>PEGATRON</b>		<b>Title : PWR BD</b>	
BG1-HW R&D Dept.3		Engineer:	
Size A	Project Name <b>PT10SG</b>		Rev 1.1
Date: Tuesday, February 26, 2013		Sheet 100 of 102	




### For TM-01146-003 TEX

R1.1  
11/28




### For 515-001540-01 p3



R1.1  
11/28



R1.1










TP_MODEL	BOM Optional
TM-01146-003	TP_B




<https://t.me/schematics1aptop>  
<https://t.me/biosarchive>

<b>PEGATRON</b> Title : TP		Engineer: Tina Lee
BG1-HW R&D Dept.3		Rev 1.1
Size B	Project Name PT10SG	Date: Tuesday, February 26, 2013
Sheet 101 of 102		



USB2.0(port 9 for Intel)  
USB2.0(port 0 for Amd)



USB2.0(port 5 for Intel)  
USB2.0(port 3 for Amd)  
(For 17sku)



USB3.0 (port 2)  
/USB2.0 (port 1)

USB3.0 (port 3)  
/USB2.0 (port 2)  
(S & C)

<https://t.me/schematics4laptop>  
<https://t.me/biosarchive>



<b>PEGATRON</b> Title :IO_USB	
BG1-HW R&D Dept.3 Engineer: Tina Lee	
Size	Project Name
B	PT10SG
Date: Tuesday, February 26, 2013	Sheet 102 of 102
Rev	1.1