



TERESA20 Main BD. R2.0 BLOCK DIAGRAM




CLOCK GEN. ICS9LPR363CGLF-T PAGE 5
FAN + Thermal sensor PAGE 4
DISCHARGER CIRCUIT PAGE 37
Power On Sequence PAGE 40
DC/BATT IN PAGE 41
CPU VCORE PAGE 80
SYSTEM PWR PAGE 81

POWER


VCORE	PAGE 80
SYSTEM	PAGE 81
IO_1.5VS_1.05VS	PAGE 82
IO_DDR_VTT	PAGE 83
IO_1.25VS	PAGE 84
SHUTDOWN	PAGE 87
CHARGER	PAGE 88
DETECT	PAGE 90
LOAD SWITCH	PAGE 91
PROTECT	PAGE 92

<Variant Name>		ASUS/ALPHA		Title : BLOCK DIAGRAM	
ASUSALPHATeK COMPUTER INC.		Engineer: Julian Kuo			
Size	Project Name	Rev			
Custom	TERESA20	2.0			
Date: Thursday, July 05, 2007	Sheet	1	of	66	



Comp0,2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Comp 1,3 connect with Zo=55 ohm, make trace length shorter than 0.5".

Zo=55 ohm, 0.5" max for GTLREF



07/03/26 Add test point T0228 on TEST3--Feng

H_COMP0 1 0234 TPC26T
 H_COMP1 1 0235 TPC26T
 H_COMP2 1 0236 TPC26T
 H_COMP3 1 0237 TPC26T

<Variant Name>

ASUS/ALPHA Title : MEROM CPU (1)

ASUSALPHATAK COMPUTER INC. Engineer: Julian Kuo


Size	Project Name	Rev
Custom	TERESA20	2.0
Date: Thursday, July 05, 2007	Sheet 2 of 66	

Decoupling guide from INTEL Schematic Design Checklist Rev 1.6


VCORE 22uF/10V * 32pcs
330uF/2V * 6pcs

Decoupling guide from INTEL Layout Checklist Rev 2.0

VCCP 0.1uF * 6pcs
220uF * 1pcs



07/05/04 To add test point on VID[0:6] signals, --- iverson





<Variant Name>

ASUS/ALPHA		Title : MEROM CPU (2)	
ASUSALPHATAK COMPUTER INC.		Engineer: Julian Kuo	
Size	Project Name	Custom	Rev
	TERESA20		2.0
Date: Thursday, July 05, 2007	Sheet	3	of 66


Fan Speed Control

KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3



THERMAL PROTECTION PLACE UNDER CPU (85 DEGREE C)



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
12 mils

=====GND
10 mils


=====H_THERMDA(10 mils)
10 mils

=====H_THERMDC(10 mils)
10 mils

=====GND
12 mils

-----OTHER SIGNALS


Avoid BPSB,Power



ASUSALPHA		Title : THER-SENSOR,FAN	
ASUSALPHATEK COMPUTER INC.		Engineer: Feng Lin	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 4 of 66	

RCOMP

For Calibrating the FSB I/O Buffer






SCOMP

For Slew Rate Compensation on the FSB





Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



<Variant Name>

ASUS/ALPHA		Title : NB-965GM (HOST)
ASUSALPHATek COMPUTER INC.		Engineer: Julian Kuo
Size	Project Name	Rev
Custom	TERESA20	2.0
Date: Thursday, July 05, 2007	Sheet	6 of 66



DDR SYSTEM MEMORY A


DDR SYSTEM MEMORY B

CRESTLINE_965GM

CRESTLINE_965GM


<Variant Name>

ASUS/ALPHA		Title : 965GM(DDR2)	
ASUSALPHATek COMPUTER INC.		Engineer: Julian Kuo	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007	Sheet	8	of 66



~Variant Name~


ASUS/ALPHA		Title : 965GM(PWR)	
ASUSALPHATek COMPUTER INC.		Engineer: Julian Kuo	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 9 of 66	




<Variant Name>

ASUS/ALPHA		Title : 965GM(PWR2)
ASUSALPHATek COMPUTER INC.		Engineer: Julian Kuo
Size Custom	Project Name TERESA20	Rev 2.0
Date: Thursday, July 05, 2007	Sheet 10	of 66

U0601I




U0601J



07/04/03 To change name from Partial CLK Gating Disable into Reserved --- Iverson

GMCH Strapping




07/04/03 To add the R1127 to pull down on CFG_7 Signal --- Iverson

<Variant Name>

ASUS/ALPHA		Title : 965GM(GND)
ASUSALPHATAK COMPUTER INC.		Engineer: Julian Kuo
Size Custom	Project Name TERESA20	Rev 2.0
Date: Thursday, July 05, 2007	Sheet 11 of 66	

LCD Panel Power

3-3.6V
Full Active: 410 mA(Max. 500 mA)
3-3.6V
S0-S1 M: 410 mA(Max. 500 mA)




LCD Backlight Control

BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight

EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight

*Inverter Board
built in 15.4W
LCD Panel*

07/04/10 To change net name from PCI_RST# into SUSB_EC# --- Iverson





70/04/19 To add the D1206 ---Iverson

ASUS/ALPHA		Title : LVDS & INVERTER	
ASUSALPHATK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name		Rev
Custom	TERESA20		2.0
Date: Thursday, July 05, 2007		Sheet	12 of 66

CRT OUT




07/07/02 To add the L1307 L1308 L1309. Remove the Pi-type filter---IVerson

checklist suggests 47ohm/100MHz





07/06/26 To change the CON1302 P/N from 12G10111015M into 12G10111215TTB --- iverson


070507 To add the R1315 00hm --- iverson.




0705/23 To change the R1309/R1310/R1311/R1312 from 2.2KOhm into 2KOhm --- iverson.




07/03/30 To change net name from VSYNC_5/HSYNC_5 into VSYNC_CON/HSYNC_CON---Feng





07/03/26 Modify into 30.1 Ohm---Feng







ASUS/ALPHA		Title : CRT	
ASUSALPHATeK COMPUTER INC.		Engineer: Feng Lin	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007	Sheet	13	of 66



Layout Note: Place these Caps near SO DIMM 0










07/04/04 To add the C1424 2.2uF on VDDSPD signal. --- Iverson




SO-DIMM 0 is placed nearly from the GMCH than SO-DIMM 1

<Variant Name>



ASUS/ALPHA		Title : DDR2 SO-DIMM0
ASUSALPHATeK COMPUTER INC.		Engineer: Feng Lin
Size Custom	Project Name TERESA20	Rev 2.0
Date: Thursday, July 05, 2007	Sheet 14	of 66





Layout note:
Place one cap close to every 2 pull-up resistors terminated to +0.9VS




<Variant Name>		ASUS/ALPHA		Title : DDR2 TERM	
ASUSALPHATEK COMPUTER INC.		Engineer: Feng Lin			
Size	Project Name	TERESA20		Rev	2.0
Custom	Date: Thursday, July 05, 2007			Sheet	16 of 66



07/05/15 To change the C1707/C1708 from 18pF into 10pF. --- Iverson






SATA if it non-used,
 1)SATA[0:3]RXpn SATABIAS,SATABIAS# and SATA_CLKpn should be PD.
 2)SATA[0:3]TXpn and SATALED# NO connect.





<Variant Name>		ASUS/ALPHA		Title : ICH8-M(1)	
ASUSALPHATEK COMPUTER INC.		Engineer: Julian Kuo			
Size	Project Name	TERESA20		Rev	2.0
Custom				Date:	Thursday, July 05, 2007
			Sheet	17	of 66

34.43 PCI_AD[0..31] PCI_AD[0..31]



PCI Device

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A



ICH8 Boot BIOS select

		GNT#0	CS#1
LPC	11	1	1
PCI	10	1	0
SPI	01	0	1

USB Devices

- Port 0 CON3602
- Port 1 Unused
- Port 2 CON3601
- Port 3 CON3601
- Port 4 Unused
- Port 5 Unused
- Port 6 NewCard
- Port 7 **MINICard**
- Port 8 Unused
- Port 9 Unused


<Variant Name>

ASUS/ALPHA Title : **ICH8-M(2)**

ASUSALPHATEK COMPUTER INC. Engineer: **Julian Kuo**






Size	Project Name	Rev
Custom	TERESA20	2.0

Date: **Thursday, July 05, 2007** Sheet **18** of **66**



CODEC ALC660 REV:D


AUDIO POWER




PC BEEP

ASUS		Title : CODEC ALC660(D)	
ASUSTek COMPUTER INC. NB1		Engineer: Feng	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date:	Thursday, July 05, 2007	Sheet	21 of 66

SE/BTL & MUTE CONTROL



MICROPHONE IN




Reserved the external MIC bias(T filter).
 07/06/07 To add the C2310 1UF , But do not stuff. --- iverson


07/06/07 To add the T filter to solve pop noise of the MIC --- iverson

(070129,EMI)Add a 120ohm bead and a 1000PF capacitor

070511 To modify MIC_DET circuit---Feng




ASUS/ALPHA		Title : MIC JACK	
ASUSALPHATEK COMPUTER INC.		Engineer: Hornng Chou	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 23 of 66	



For 8M bits ISA ROM

Note:

If you use 8M bits ROM, you need to connect FA19 to EC side.




FD0	1	T2401	TPC26T
FD1	1	T2402	TPC26T
FD2	1	T2403	TPC26T
FD3	1	T2404	TPC26T
FD4	1	T2405	TPC26T
FD5	1	T2406	TPC26T
FD6	1	T2407	TPC26T
FD7	1	T2408	TPC26T
FA0	1	T2409	TPC26T
FA1	1	T2410	TPC26T
FA2/ BADDR0	1	T2411	TPC26T
FA3/ BADDR1	1	T2412	TPC26T
FA4/ PPNEN	1	T2413	TPC26T
FA5/ SHBM	1	T2414	TPC26T
FA6	1	T2415	TPC26T
FA7	1	T2416	TPC26T
FA8	1	T2417	TPC26T
FA9	1	T2418	TPC26T
FA10	1	T2419	TPC26T
FA11	1	T2420	TPC26T
FA12	1	T2421	TPC26T
FA13	1	T2422	TPC26T
FA14	1	T2423	TPC26T
FA15	1	T2424	TPC26T
FA16	1	T2425	TPC26T
FA17	1	T2426	TPC26T
FA18	1	T2427	TPC26T
FA19	1	T2428	TPC26T
FCS#	1	T2429	TPC26T
FRD#	1	T2430	TPC26T
FWR#	1	T2431	TPC26T
EC_RST#	1	T2432	TPC26T
BYTE#	1	T2433	TPC26T
+3VA_EC	1	T2434	TPC26T

070507 To add test point on the ISA ROM --- iverson.


07/04/13 To change the U2401 from pn:05G001014110 into 05G001204043 --- Iverson

ASUS/ALPHA		Title : ISA ROM	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007	Sheet 24	of 66	




!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V


07/05/04 To connect the SCL_3A and SDA_3A signals---Iverson



07/06/26 Modify CON2501 PCB footprint ---Iverson




07/04/10 Add R2504 0 Ohm ---Iverson



ASUS/ALPHA		Title : NEWCARD	
ASUSALPHATek COMPUTER INC.		Engineer: Feng Lin	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 25 of 66	


MINI CARD CONNECTOR

07/04/09 Remove the PCIE Wake system function --Iverson




Power consumption of WLAN SPEC:

Instead of Mini-PCIE latch connector, For cost down.



Vendor	ASKEY	ASKEY	ASKEY	Realtek
Chip Name	XB61	XB62	XB63	RTL8187
	WLL3140	WLL4080	WLL3141	WN6301L
Transmit Mode	11.a	550mA		
	11.b	525mA	2330mW	445mA
	11.g	560mA	2155mW	450mA
	11.n			
Receive Mode	11.a		280mA	
	11.b	430mA	270mA	1089mW
	11.g	460mA	280mA	1122mW
	11.n			330mA
Sleep Mode Current	220mA	20mA		325mA
Supplied Voltage(VCC)	MIN	3.0V	3.0V	3.0V
	TYP	3.3V	3.3V	3.3V
	MAX	3.6V	3.6V	3.6V
				3.3V+5%


Debug Card CON




ASUS/ALPHA		Title : MINI PCIEX/DEBUG CON	
ASUSALPHATK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name		Rev
Custom	TERESA20		2.0
Date: Thursday, July 05, 2007		Sheet	26 of 66

For Side SW

WLAN ON/OFF Control




ASUS/ALPHA		Title : WLAN CONTROL	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 27 of 66	



TYPE	JP	UK	US
KID0	H	H	L
KID1	L	H	L



Follow Z94 Keyboard



ASUSALPHA		Title : EC IT8511TE	
ASUSALPHAtek COMPUTER INC.		Engineer: Feng Lin	
Size	Custom	Project Name	TERESA20
Date	Thursday, July 05, 2007	Sheet	29 of 66

EC Hardware Strap

Strap value sampled after VSTBY power up reset



BADDR[1:0]
 No pull up:
 Ext 10K up on BADDR0:
 Ext 10K up on BADDR1:

The register pair to access PNP_CFG is 002Eh and 002Fh.
 The register pair to access PNP_CFG is 004Eh and 004Fh.
 The register pair to access PNP_CFG is determined by EC domain registers SWCBALR and SWCBAHR.



07/04/10 Remove the Adaptor --- Iverson



07/04/10 Remove the Adaptor --- Iverson



Share Memory




SHBM
 No pull up: Disable shared memory with host BIOS
 Ext 10K up: Enable shared memory with host BIOS


PPEN
 No pull up: Normal
 Ext 10K up: KBS interface pins are switched to parallel port interface for in-system programming.

LED Board Interface

(070131,EMI)New addition for EMI (070205)mount




Touchpad Board Interface




(070129,EMI)add two 100PF capacitors

HDD LED




CHARGE LED




07/04/09 Remove Solution 1 ---Iverson

POWER LED



070426 To remove the D3006, and To add the Q3011. --- IVERSON

WLAN LED



070426 To add the enhanced ESD transistor. Q3003, Q3005, Q3008, Q3009, Q3010 --- IVERSON

ASUS/ALPHA		Title : EC IT851M. LED&TP CON.	
ASUS/ALPHA/TEK COMPUTER INC.		Engineer: Homg Chou	
Size Custom	Project Name TERESA20	Date: Thursday, July 05, 2007	Rev 2.0
		Sheet	30 of 66

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Thursday, July 05, 2007	Sheet 31 of 66

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Thursday, July 05, 2007	Sheet 32 of 66

5


4

3


2

1

Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU



07/04/06 Add R3310 0 Ohm between MDIO11_SD/MS/XDDAT1 and SD_DAT1.
Add R3311 0 Ohm between MDIO12_SD/MS/XDDAT2 and SD_DAT2.
Remove Q3309 Q3310 Q3312 --- Iverson




	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low



07/06/30 To Remove the R3306 Q3306 Q3307. ---IVerson

07/06/28 To add the C3310 1uF and the U3301 and R3312 10KOhm.---Iverson

MEDIA CARD SLOT





07/06/26 Modify CON3301 PCB footprint ---Iverson




(070129) add two Varistors

ASUS/ALPHA Title : MEDIA CARD SLOT
 ASUSALPHAT@K COMPUTER INC. Engineer: **Horng Chou**
 Size Project Name
 Custom TERESA20 Rev 2.0
 Date: Thursday, July 05, 2007 Sheet 33 of 96


Support Wake On LAN
 =>Adapter In mode: S3, S4 and S5
 Battery mode: S3



07/06/29 To change the C3402/C3403 from 0.01uF into 0.1uF. ---Iverson



07/05/16 To change the C3407/C3406 from 30pF into 27pF. --- Iverson





ASUS/ALPHA		Title : LAN_RTL8100CL	
ASUSALPHATeK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet	34 of 66

LAN PORT



TRANSFORMER 10/100MB

07/05/14 To add the R3510/R3511 49.9 Ohm and C3512 close to the transformer. ---Iverson




MDC CONNECTOR


Support Wake On Ring on S3




B: MDC NUT




ASUSALPHA		Title : RJ45/RJ11/MDC	
ASUSALPHAT&K COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA20		Rev 2.0
Date: Thursday, July 05, 2007		Sheet 35 of 66	



ASUS/ALPHA		Title : USB CONN x3	
ASUSALPHAtek COMPUTER INC.		Engineer: Homg Chou	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet 38 of 66	




07/04/06 Remove +2.5Vs --- Iverson




ASUS/ALPHA		Title : Discharge Circuit
ASUSALPHATEK COMPUTER INC.		Engineer: <i>Hong Chou</i>
Size	Project Name	Rev
Custom	TERESA20	2.0
Date: Thursday, July 05, 2007		Sheet 37 of 66


Main Board SW & LED




NUMBER LOCK LED




CAPS LOCK LED



SCROLL LOCK LED



Reset Switch



ASUS/ALPHA		Title : SW/LED	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet	38 of 66

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Thursday, July 05, 2007	Sheet 39 of 66



5

4

3

2

1



<Variant Name>

ASUS/ALPHA		Title : POWER-ON SEQ.	
ASUSALPHATeK COMPUTER INC.		Engineer: Feng Lin	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 40 of 66	

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Thursday, July 05, 2007	Sheet 42 of 66


5

4

3


2

1





ASUS/ALPHA COMPUTER INC. Title: RICOH R5C847
 Engineer: Feng Lin
 Size: Custom Project Name: TERESA20
 Date: Thursday, July 05, 2007 Rev: 2.0
 Sheet: 43 of 66

PCMCIA SOCKET




CCD1#	CCD2#	16bit
L	L	32bit
OTHER		



ASUS/ALPHA		Title : CARDBUS SOCKET	
ASUSALPHATeK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet	44 of 66

A:CPU BKT

PN:s01756



B:MDC NUT

MDC NUT put on page35 (H3501, H3502)


F:MINI CARD NUT

MINI CARD NUT put on page26(H2601, H2602)

07/04/03 Add CPU BKT. H4518 ~ H4520 ---lverson


C:TOP TO BTM

PN:s01912




D:FIX MB

PN:s01769




E:TOP TO BTM

PN:s01911




G:FIX MB

PN:s01783




H:SYS BOSS

PN:s01914




I:MB TO IO BKT

PN:s01913




J:SYS BOSS

PN:s01915




K:MB TO IO BKT

PN:s01705




L:TOP TO BTM

PN:s01916




M:SYS BOSS

PN:s01917



N:TOP TO BTM


PN:s01851



07/04/04 To add 2 pcs U4508/U4509 EMI spring---Feng


O:ALIGNMENT HOLE

PN:temp_5262_gh15




P:ALIGNMENT HOLE

PN:s01724




EMI NUT
for LVDS cable
PN:13G021029050




U:TOP TO BTM

PN:s01854




V:TOP TO BTM

PN:s01857




W:TOP TO BTM

PN:s01918



EMI SPRING

PN:13G021034050



ASUS/ALPHA		Title : SCREW HOLE	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 45 of 66	

R1.0 to R1.1

Page	Action
43	To add the varistor, but do not stuff. D4302~D4308
27	To add the ehanced ESD transistor.Q2702
30	To add the ehanced ESD transistor.Q3003.Q3005.Q3008.Q3009.Q3010
19	To change the BAT_LOW_1HZ into test point
12	To add the D1206
30	To remove the D3006, and To add the Q3011.
22	To add the C2250 and D2209, but the D2209 do not stuff
28	To Change the ODD Part andSymbol.
29	To add the EC_PWM_16S net name to control BAT_LOW_BEEP
28	To use U2801 to gate EC_BATLOW_BEEP
29	To add the R2965 0Ohm
21	To change codec from ADI1986 to ALC660.
22	To modify codec depop circuit.
23	To modify codec MIC peripheral circuit.
98	To add the ESD diode(D4302~D4308).

R1.2 to R2.0


Page	Action	Reason
22	To add Q2206 and Q2209 to solve the pop noise ,But do not stuff.	To solve pop noise of the codec
23	To add the T filter to solve pop noise of the MIC	To solve pop noise of the MIC
13	To change the CON1302 P/N from 12G10111015M into 12G10111215TTB	
29	Reserve for auto on issue	
35	To add the R3512/R3513 49.9 Ohm and C3513 close to the transformer,But do not stuff.	For RD verify
35	Modify the CON4102 PCB footprint	Slove SMT issue
25	Modify CON2501 PCB footprint	
33	Modify CON3301 PCB footprint	
15	Modify the CON1501 pcb footprint.	
05	To add the C0526 5pF on CLK_ICH14 signal.	
33	To add the C3310 1UF and the U3301 and R3312 10KOhm	
34	To change the C3402/C3403 from 0.01uF into 0.1uF	
35	To change the C3512/C3513 from 0.01uF into 0.1uF	
36	To add the C3616 22 uF and C3615 10uF.	
33	To Remove the R3306 Q3306 Q3307.	
19	R1950,R1951,R1953 change from 1% to 5%.	
05	R0505 change to RES 1K OHM 1/16W (0402) 1%.	
05	To change the R0514 from 390 Ohm into 300 Ohm.	
36	To change the CE3605 from 100 uF into 150 uF	
13	To add the L1307 L1308 L1309. Remove the Pi-type filter.	

R1.1 to R1.2

Page	Action
25	To connect the SCL_3A and SDA_3A signals.
36	To change the USB CON P/N from 12G13111108F into 12G13111108STB
3	To add test point on VID[0:6] signals.
15	To add the R1504 、 R1506 、 R1503 to configure memory
34	To add test point on LAN EEPROM signals.
21	To add the R2133 10KOhm,But do not stuff
22	To add the R2207/R2208 0Ohm Pull-down
13	To add the R1315 0Ohm
13	To change the R1309/R1310/R1311/R1312 from 2.2KOhm into 2KOhm
38	To add test point on power switch
24	To add test point on the ISA ROM
22	To modify HP_DET circuit
23	To modify MIC_DET circuit
41	To add two test point on the DC IN CON
41	To add test point on the BATT CON
22	To add the R2244 0Ohm, but do not stuff.
43	To change the R4307 from 0Ohm into 10 Ohm.
29	To change the R2901/R2904 from 4.7K Ohm into 3.3K Ohm
35	To add the R3510/R3511 49.9 Ohm and C3512 close to transformer.
36	To change the R3603/R3604 from 10K Ohm into 0 Ohm.
36	To add the R3605/R3606/R3607 0 Ohm
13	To remove the Q1302 and Q1304
20	To add the C2050 1uF on the +5VREF_ICH signal
22	To change the R2201/R2202 from 13K Ohm into 11K Ohm
22	To change the R2206/R2214 from 10K Ohm into 12K Ohm
29	To add two GPIO net (GPM4/GPM5) to control the USB POWER SW
28	To move the C2803 and C2804 from the +3Vs into the +5Vs
41	To Change F4102 10A into 12A(PN=07G012121101TB)
34	To change the C3407/C3406 from 30pF into 27pF
5	To change the C0510/C0511 from 33pF into 27pF.
17	To change the C1707/C1708 from 18pF into 10pF
4	Don't stuff R0415, but stuff R0416
16	To change U1601 PCB footprint from sot23_s5_rd1 to nb_sot23_s5_t

<Variant Name>

ASUSALPHA		Title : HISTORY
ASUSALPHATEK COMPUTER INC.		Engineer: Feng Lin
Size	Project Name	Rev
Custom	TERESA20	2.0
Date: Friday, July 06, 2007	Sheet	46 of 66



CLK_PWRGD asserted when both PM_SUSB# and VRM_PWRGD are high.

Power On Sequence
 1 → 19

<Variant Name>		Title : PowerOn sequence	
ASUS/ALPHA		Engineer: Julian Kuo	
Size	Project Name	Date	Rev
Custom	TERESA20	Thursday, July 05, 2007	2.0
Date: Thursday, July 05, 2007		Sheet 47 of 66	

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM	O	48	GPH0	VSUS_ON_EC	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	SUS_PWRGD	I
36	PWM2/GPA2	/	O	55	GPH2	CPU_PWRGD	I
37	PWM3/GPA3	BAT_LOW_BEEP	O	69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC0#	O
40	PWM6/GPA6	BATSEL_3S#	O	76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GP10	ICH_PWROK_EC	O
154	TXD/GPB1	CAP_LED	O	149	GP11	ALL_SYSTEM_PWRGD	O
162	GPB2	SCRL_LED	O	152	GP2	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GP3	CHG_EN#	O
164	SMDAT0GPB4	SMDATA_BAT	I/O	156	GP4	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GP5	EC_CLK_EN	O
6	KBRST#/GPB6	RCIN#	O	174	GP6	BAT_LEARN	O
165	GPB7	THRO_CPU	O	109	GP7	SUSB_EC2#	O
47	CLKOUT/GPC0	/	O	99	DAC0/GPJ0	CHG_FULL_LED#_EC	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	100	DAC1/GPJ1	/	
170	SMDAT1/GPC2	SMB1_DAT	I/O	101	DAC2/GPJ2	INVTER_DA	O
171	GPC3	/	I	102	DAC3/GPJ3	BATSEL_2P#	O
172	TMR10/WU2/GPC4	ACIN_OC#	I	97	GPJ4	EC_PWM_16S	O
175	GPC5	OP_SD#	O	98	GPJ5	/	
176	TMR11/WU3/GPC6	BAT_IN_OC#	I				
1	CK32KOUT/GPC7	/	O				
26	RH#/WU0/GPD0	PM_SUSB#	I	81	ADC0/GPK0	/	I
29	RZ#/WU1/GPD1	PM_SUSC#	I	82	ADC1/GPK1	/	
30	LPCRST#/WU4/GPD2	PLT_RST#	I	83	ADC2/GPK2	/	I
31	ECSC#/GPD3	ECSC#	O	84	ADC3/GPK3	/	
41	GPD4	/		93	ADC8/GPK4	KB_ID0	I
42	GINT/GPD5	/		94	ADC9/GPK5	KB_ID1	I
62	TACH0/GPD6	FAN0_TACH	I				
63	TACH1/GPD7	/	O				
87	ADC4/GPE0	WLAN_SW#_EC(Reserved)	I	8	GPL0	WLAN_ON#	O
88	ADC5/GPE1	/	I	11	GPL1	/	O
89	ADC6/GPE2	/	I	12	GPL2	/	I
90	ADC7/GPE3	/	I	20	GPL3	/	O
2	PWRSW/GPE4	PWRSW#_EC	I	21	GPL4	/	
44	WU5/GPE5	/		106	GPL5	/	I
24	LPCPD#/WU6/GPE6	/	I	107	GPL6	/	I
25	CLKRUN#/WU7/GPET	/	O	108	GPL7	SUSB_EC#	O
110	PS2CLK0/GPF0	/		22	ECSM#/GPM0	EXTSM#	O
111	PS2DAT0/GPF1	/		23	PWUREQ#/GPM1	/	
114	PS2CLK1/GPF2	/	I/O	85	KSO16/GPM2	/	
115	PS2DAT1/GPF3	/	I/O	86	KSO17/GPM3	ID_EC(Reserved)	I
116	PS2CLK2/GPF4	TPAD_CLK		91	CTX/GPM4	GPM4	
117	PS2DAT2/GPF5	TPAD_DAT		92	CRX/GPM5	GPM5	
118	PS2CLK3/GPF6	/					
119	PS2DAT3/GPF7	/	I				
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	FA19					
3	FA20/GPG4	LID_EC#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PM_THERM#_EC(Reserved)	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				

ICH8-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AG12	GPIO00/BM_BUSY#	PM_BMBUSY#	I
AJ8	GPIO01/TACH1	/	I
F8	GPIO02/PIRQE#	PCI_INTE#	I
G11	GPIO03/PIRQF#	PCI_INTF#	I
F12	GPIO04/PIRQG#	PCI_INTG#	I
B3	GPIO05/PIRQH#	PCI_INTH#	I
AG21	GPIO06	/	I/O
AH9	GPIO07	/	I
AE16	GPIO08	EXTSM#	I
AG19	GPIO09	/	I
AJ24	GPIO10	WLAN_SW#_ICH	I
AG22	SMBALERT#/GPIO11	/	I
AC19	GPIO12	KBC_SC#	I
AH21	GPIO13	EC_CLK_EN	I
AF22	GPIO14	/	I
AE20	GPIO15	STP_PC#	O
AJ14	GPIO16	PM_DPRSPLVR	O
AG8	GPIO17	NEWCARD_OFF#	O
AH12	GPIO18	BTO_DEV0	O
AJ10	GPIO19/SATA1GP	NEWCARD_DET#	I
AE11	GPIO20	BTO_DEV1	O
AJ12	GPIO21/SATA0GP	/	I
AG10	REQ4#/GPIO22	WLAN_LED#	I
E6	LDRQ1#/GPIO23	/	
AJ27	GPIO24	/	
AG18	GPIO25	STP_CPU#	O
AH27	GPIO26	/	
AH25	GPIO27	BAT_LOW_1HZ	I
AD16	GPIO28	CB_SD#	O
AG17	GPIO29/OC#5	USB_OC_5#	I
AD12	GPIO30/OC#6	NEWCARD_OC#	I
AJ18	GPIO31/OC#7	USB_OC_7#	I
AH11	GPIO32/CLKRUN#	PM_CLKRUN#	I/O
AE10	GPIO33/AZ_DOCK_EN#	/	I
AG14	GPIO34/AZ_DOCK_RST#	/	I
AG13	GPIO35	BTO_DEV2	O
AF11	GPIO36/SATA2GP	/	
AG11	GPIO37/SATA3GP	PCB_ID0	I
AF9	GPIO38	PCB_ID1	I
AJ11	GPIO39	PCB_ID2	I
AD10	GNT4#/GPIO48	/	O
AG29	GPIO49/CPUPWRGD	H_PWRGD	O

Indigo: the same as T12EG
Pink: different from T12EG

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIe Device	Bus
MINI_CARD	PE(T/R)(p/n)2
NEWCARD	PE(T/R)(p/n)3

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

<Variant Name>

ASUS/ALPHA	Title : GPIO Setting
ASUSALPHA COMPUTER INC.	Engineer: Iverson Qiu
Size: Custom	Project Name: TERESA20
Date: Thursday, July 05, 2007	Rev: 2.0
	Sheet 48 of 66

5

4

3

2

1

D

D

C

C

B

B

A

A



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Thursday, July 05, 2007	Sheet 49 of 66


5

4


3

2

1




-Variant Name-		ASUS/ALPHA		Title : I/O_1.5VS & 1.05VS	
ASUSALPHATek COMPUTER INC.		Engineer: Amos_Yu			
Size	Project Name	TERESA20		Rev	
Custom				2.0	
Date: Thursday, July 05, 2007		Sheet		52 of 66	




<Variant Name>

ASUS/ALPHA		Title : I/O_DDR & VTT	
ASUSALPHA TeK COMPUTER INC.		Engineer: Amos_Yu	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet	53 of 66

+1.25VS



+RTC_PWR



<Variant Name>

ASUS/ALPHA		Title : POWER_ID_1.25VS & RTC_PWR
ASUSALPHATek COMPUTER INC.		Engineer: Amos_Yu
Size Custom	Project Name TERESA20	Rev 2.0
Date: Thursday, July 05, 2007		Sheet 54 of 66



ASUS/ALPHA		Title : POWER_Empty	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos_Yu	
Size	Project Name	Rev	
C	TERESA20	2.0	
Date: Thursday, Mar 05, 2007		Sheet	65 of 68

		<Variant Name>	
ASUS/ALPHA		Title : POWER_Empty	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos_Yu	
Size	Project Name	Rev	
B	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet	56 of 66

R1.1 to R1.2

Page	Action
81	To modify +5VO output voltage, modify R8134 to 49.9K Ohm,
81	To modify +5VO and +3VO OCP, un-mount C8128, C8129 and modify R8120, R8133 to 18K Ohm
82	To modify +1.5VO OCP, modify R8200 to 130K Ohm
82	To modify +1.05VO Disable timing, mount D8203
88	Modify component, CE8800, CE8801
91	To modify +3VS timing, modify R9108 to 20K Ohm

<Variant Name>

ASUS/ALPHA		Title : POWER_HISTORY	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos_Yu	
Size B	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet	58 of 66

6 4 3 2 1

D

D

C

C


B

B


A

A

<Variant Name>

		Title : POWER_Empty	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos_Yu	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet 57 of 66	

POWER PATH & BAT_LEARN



AC_IN Threshold 2.048Vmax A/D_DOCK_IN > 17.44V active

Adapter In(max) = [0.075V/Rsense(ADin)]*(VCLS-VREF)
 Rsense(ADin)=0.010ohm
 VCLS=2.112V
 => In(max)=3.75A
 => Constant Power = 19 * 3.75 = 71.25W
 => R8895=20K, R8819=20K

Charge current Ichg = [0.075V/Rsense(CHG)]*(VCTL/3.6V)
 Rsense(CHG)=0.025ohm
 VCTL= 3.345V (ref + Ichn = 3A(Max))

Vbatt = Cell * (VCTL - 1.8V) / 9.521
 VCTL = 1.594V
 => Vbatt = 4.2V

Mode pin : Vmode > 2.8V (bite to LDO pin) -> 4 Cells
 2.0 < Vmode < 1.8V (Reading) -> 3 Cells
 0.8 > Vmode (bite to GND) -> Learning mode

VICTL < 0.8V or DCIN < TV -> Charger Disable

Precharge current=232mA

(070416) For 75W adapter
 (070419) Charge current=3A(max)
 Pre-charge current=232mA

AC_BAT_SYS_INV to Inverter connect,
 Power trace =60mil(min),
 Put JP805 close to Q800

(070131)
 For EMI issue


ASUS/ALPHA		Title : POWER_CHARGER	
ASUS/ALPHA/TK COMPUTER INC.		Engineer: Amos_Yu	
Size	C	Project Name	TERESA20
Date	Thursday, Mar 05, 2007	Sheet	58 of 66

	6	4	3	2	1
D					
C					
B					
A					
	6	4	3	2	1


<Variant Name>

ASUS/ALPHA		Title : POWER_Empty	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos_Yu	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 59 of 66	


BATTERY IN DETECT



ADAPTER IN DETECT



+2.5VREF





U9000 & U9001 colay


<Variant Name>

ASUS/ALPHA		Title : POWER_DETECT	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos_Yu	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 60 of 66	

SUSC#_PWR POWER




SUSB#_PWR POWER



ASUS/ALPHA		Title : LOAD SWITCH	
ASUSALPHATek COMPUTER INC.		Engineer: Amos_Yu	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007	Sheet	61	of 66


POWER GOOD DETECTOR



-Variant Name-		Title : POWER_PROTECT	
ASUS/ALPHA		Engineer: Amos_Yu	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet 62 of 66	




FOR POWER TEST






<Variant Name>

ASUS/ALPHA		Title : POWER_SIGNAL	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos_Yu	
Size Custom	Project Name TERESA20	Rev 2.0	
Date: Thursday, July 05, 2007		Sheet 63 of 66	






LEFT & RIGHT Button remove to TP BOARD



CON to T/P remove to TP BOARD

IR receive module removed



ASUS ALPHA		Title : LED Board	
ASUSALPHAtek COMPUTER INC.		Engineer: Potter Huang	
Size	Project Name	Rev	
Custom	TERESA20	2.0	
Date: Thursday, July 05, 2007		Sheet	65 of 66

