


T76J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM



CLOCK GEN.
ICS954310
PAGE 6

FAN + Thermal
ADT7473
PAGE 5

POWER ON SEQUENCE
PAGE 29

POWER

VCORE	PAGE 50
SYSTEM	PAGE 51
1.5VS, 1.05VS	PAGE 52
DDR&VTT	PAGE 53
+3AO&2.5VS	PAGE 54
VGA_Core&VRAM	PAGE 55
1.2VSP	PAGE 56
CHARGER	PAGE 57
PIC	PAGE 58
DETECT	PAGE 59
PROTECT	PAGE 60
LOAD SWITCH	PAGE 61
FLOWCHART	PAGE 62
POWER SIGNAL	PAGE 63

« Kennedy Zhang »




<Variant Name>

ASUS Title : **BLOCK DIAGRAM**

ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0



Date: Thursday, August 31, 2006 Sheet 1 of 64



Comp0,2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Comp 1,3 connect with Zo=55 ohm, make trace length shorter than 0.5".

Zo=55 ohm, 0.5" max for GTLREF

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



Note: Don't need for NAPA platform. But, it is exist on Alviso platform

<Variant Name>

ASUS Title : YONAH CPU (1)


ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0

Date: Thursday, August 31, 2006 Sheet 2 of 64


YUNAH FSB667	LFM	TYP	HFM
VCC	1.14V	1.2V	1.356V
C4		C3	C0
ICC	0.9A	7.59A	27A

YUNAH FSB667	Min	Typ	Max
VCCP	0.997V	1.05V	1.102V
	Min	Typ	Max
ICCP			2.5A



Kennedy_Zhai

VCCSENSE, VSSSENSE trace at 27. ohm with 50 mils spacing. Place PU and PD within 1" of CPU.




<Variant Name>

ASUS		Title : YONAH CPU (2)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	3 of 64

+V CORE


35A for Yonah



Decoupling guide from INTEL


- VCORE 22uF/10V * 32pcs
- VCORE 330uF/2V * 6pcs
- VCCP 0.1uF * 6pcs for CPU
- VCCP 150uF * 1pcs for CPU

+VCCP Decoupling Capacitor (Place near CPU)



<< Kennedy_Zhang >>

SCREW HOLE




<Variant Name>

Title : CPU CAP and HOLES


ASUSTek COMPUTER INC. NB1 Engineer:

Size	Project Name	Rev
Custom	W7J	2.0
Date: Thursday, August 31, 2006	Sheet	4 of 64

FAN & THERMAL CONTROLLER







LPC DEBUG PORT




<Variant Name>

ASUS		Title : FAN & debug port	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	5	of 64



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H






<Variant Name>

ASUS Title : **CLOCK GEN**

ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0

Date: Thursday, August 31, 2006 Sheet 6 of 64



- 2 H_A#[31:3] H_A#[31:3]
- 2 H_REQ#[4:0] H_REQ#[4:0]
- 2 H_D#[63:0] H_D#[63:0]

U39A		
H_D#0	F1	H_D# 0
H_D#1	J1	H_D# 1
H_D#2	H1	H_D# 2
H_D#3	J6	H_D# 3
H_D#4	H3	H_D# 4
H_D#5	K2	H_D# 5
H_D#6	G1	H_D# 6
H_D#7	G2	H_D# 7
H_D#8	K9	H_D# 8
H_D#9	K1	H_D# 9
H_D#10	K7	H_D# 10
H_D#11	J8	H_D# 11
H_D#12	H4	H_D# 12
H_D#13	J3	H_D# 13
H_D#14	K11	H_D# 14
H_D#15	G4	H_D# 15
H_D#16	T10	H_D# 16
H_D#17	W11	H_D# 17
H_D#18	T3	H_D# 18
H_D#19	U9	H_D# 19
H_D#20	U7	H_D# 20
H_D#21	U11	H_D# 21
H_D#22	T11	H_D# 22
H_D#23	W9	H_D# 23
H_D#24	T1	H_D# 24
H_D#25	T8	H_D# 25
H_D#26	T4	H_D# 26
H_D#27	W7	H_D# 27
H_D#28	U6	H_D# 28
H_D#29	T9	H_D# 29
H_D#30	W6	H_D# 30
H_D#31	T5	H_D# 31
H_D#32	AB7	H_D# 32
H_D#33	AA9	H_D# 33
H_D#34	W4	H_D# 34
H_D#35	W3	H_D# 35
H_D#36	Y3	H_D# 36
H_D#37	Y7	H_D# 37
H_D#38	W5	H_D# 38
H_D#39	Y10	H_D# 39
H_D#40	AB8	H_D# 40
H_D#41	W2	H_D# 41
H_D#42	AA7	H_D# 42
H_D#43	AA3	H_D# 43
H_D#44	AA2	H_D# 44
H_D#45	AA6	H_D# 45
H_D#46	AA10	H_D# 46
H_D#47	Y8	H_D# 47
H_D#48	AA1	H_D# 48
H_D#49	AB4	H_D# 49
H_D#50	AC9	H_D# 50
H_D#51	AB11	H_D# 51
H_D#52	AC11	H_D# 52
H_D#53	AB3	H_D# 53
H_D#54	AC2	H_D# 54
H_D#55	AD1	H_D# 55
H_D#56	AD9	H_D# 56
H_D#57	AC1	H_D# 57
H_D#58	AD7	H_D# 58
H_D#59	AC6	H_D# 59
H_D#60	AB5	H_D# 60
H_D#61	AD10	H_D# 61
H_D#62	AD4	H_D# 62
H_D#63	AC8	H_D# 63
H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING
6 CLK_MCH_BCLK	AG2	H_CLKIN#
6 CLK_MCH_BCLK#	AG1	H_CLKIN#
H_A#_3	H9	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	F11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	F9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	J14	H_A#14
H_A#_15	H13	H_A#15
H_A#_16	J15	H_A#16
H_A#_17	D12	H_A#17
H_A#_18	A11	H_A#18
H_A#_19	C11	H_A#19
H_A#_20	A12	H_A#20
H_A#_21	A13	H_A#21
H_A#_22	F13	H_A#22
H_A#_23	G13	H_A#23
H_A#_24	F12	H_A#24
H_A#_25	B12	H_A#25
H_A#_26	B14	H_A#26
H_A#_27	C12	H_A#27
H_A#_28	A14	H_A#28
H_A#_29	C14	H_A#29
H_A#_30	D14	H_A#30
H_A#_31	D14	H_A#31
H_ADS#	E8	H_ADS#
H_ADSTB#_0	B9	H_ADSTB#0
H_ADSTB#_1	C13	H_ADSTB#1
H_AVREF	J13	H_AVREF
H_BNR#	C6	H_BNR#
H_BPRI#	E6	H_BPRI#
H_BREQ#_0	C7	H_BREQ#0
H_CPURST#	B7	H_CPURST#
H_DBSY#	A7	H_DBSY#
H_DEFER#	C3	H_DEFER#
H_DPWR#	J9	H_DPWR#
H_DRDY#	H6	H_DRDY#
H_DIN#_0	J7	H_DIN#0
H_DIN#_1	W8	H_DIN#1
H_DIN#_2	U3	H_DIN#2
H_DIN#_3	AB10	H_DIN#3
H_DSTBN#_0	K4	H_DSTBN#0
H_DSTBN#_1	I7	H_DSTBN#1
H_DSTBN#_2	Y5	H_DSTBN#2
H_DSTBN#_3	AC4	H_DSTBN#3
H_DSTBP#_0	K3	H_DSTBP#0
H_DSTBP#_1	T6	H_DSTBP#1
H_DSTBP#_2	AA5	H_DSTBP#2
H_DSTBP#_3	AC5	H_DSTBP#3
H_HIT#	D3	H_HIT#
H_HITM#	D4	H_HITM#
H_LOCK#	B3	H_LOCK#
H_REQ#_0	D8	H_REQ#0
H_REQ#_1	G8	H_REQ#1
H_REQ#_2	B8	H_REQ#2
H_REQ#_3	E8	H_REQ#3
H_REQ#_4	A8	H_REQ#4
H_RS#_0	B4	H_RS#0
H_RS#_1	E6	H_RS#1
H_RS#_2	D6	H_RS#2
H_SLPCPU#	E3	H_SLPCPU#
H_TRDY#	E7	H_TRDY#

<< Kelvin Zhang >>





<Variant Name>

ASUS Title : Calistoga - CPU (1)


ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0


Date: Thursday, August 31, 2006 Sheet 7 of 64



EXP_A_TXN_0	F36	PEG_TXN0	1	2	PEG_G_RXN0		
EXP_A_TXN_1	G40	PEG_TXN1	C955	0.1UF	1	2	PEG_G_RXN1
EXP_A_TXN_2	H36	PEG_TXN2	1	2	C956	0.1UF	PEG_G_RXN2
EXP_A_TXN_3	J40	PEG_TXN3	C957	0.1UF	1	2	PEG_G_RXN3
EXP_A_TXN_4	L36	PEG_TXN4	1	2	C958	0.1UF	PEG_G_RXN4
EXP_A_TXN_5	M40	PEG_TXN5	C959	0.1UF	1	2	PEG_G_RXN5
EXP_A_TXN_6	N36	PEG_TXN6	1	2	C960	0.1UF	PEG_G_RXN6
EXP_A_TXN_7	P40	PEG_TXN7	C961	0.1UF	1	2	PEG_G_RXN7
EXP_A_TXN_8	R36	PEG_TXN8	1	2	C962	0.1UF	PEG_G_RXN8
EXP_A_TXN_9	T40	PEG_TXN9	C963	0.1UF	1	2	PEG_G_RXN9
EXP_A_TXN_10	V36	PEG_TXN10	1	2	C964	0.1UF	PEG_G_RXN10
EXP_A_TXN_11	W40	PEG_TXN11	C965	0.1UF	1	2	PEG_G_RXN11
EXP_A_TXN_12	Y36	PEG_TXN12	1	2	C966	0.1UF	PEG_G_RXN12
EXP_A_TXN_13	AB40	PEG_TXN13	C967	0.1UF	1	2	PEG_G_RXN13
EXP_A_TXN_14	AB36	PEG_TXN14	1	2	C968	0.1UF	PEG_G_RXN14
EXP_A_TXN_15	AC40	PEG_TXN15	C969	0.1UF	1	2	PEG_G_RXN15
				C970	0.1UF		
EXP_A_TXP_0	D36	PEG_TXP0	1	2		PEG_G_RXP0	
EXP_A_TXP_1	F40	PEG_TXP1	C971	0.1UF	1	2	PEG_G_RXP1
EXP_A_TXP_2	G36	PEG_TXP2	1	2	C972	0.1UF	PEG_G_RXP2
EXP_A_TXP_3	H40	PEG_TXP3	C973	0.1UF	1	2	PEG_G_RXP3
EXP_A_TXP_4	J36	PEG_TXP4	1	2	C974	0.1UF	PEG_G_RXP4
EXP_A_TXP_5	L40	PEG_TXP5	C975	0.1UF	1	2	PEG_G_RXP5
EXP_A_TXP_6	M36	PEG_TXP6	1	2	C976	0.1UF	PEG_G_RXP6
EXP_A_TXP_7	N40	PEG_TXP7	C977	0.1UF	1	2	PEG_G_RXP7
EXP_A_TXP_8	P36	PEG_TXP8	1	2	C978	0.1UF	PEG_G_RXP8
EXP_A_TXP_9	R40	PEG_TXP9	C979	0.1UF	1	2	PEG_G_RXP9
EXP_A_TXP_10	S40	PEG_TXP10	1	2	C980	0.1UF	PEG_G_RXP10
EXP_A_TXP_11	V40	PEG_TXP11	C981	0.1UF	1	2	PEG_G_RXP11
EXP_A_TXP_12	W36	PEG_TXP12	1	2	C982	0.1UF	PEG_G_RXP12
EXP_A_TXP_13	Y40	PEG_TXP13	C983	0.1UF	1	2	PEG_G_RXP13
EXP_A_TXP_14	AA36	PEG_TXP14	1	2	C984	0.1UF	PEG_G_RXP14
EXP_A_TXP_15	AB40	PEG_TXP15	C985	0.1UF	1	2	PEG_G_RXP15



<Variant Name>




Title : Calistoga - DDR/PEG (2)

ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0

Date: Thursday, August 31, 2006 Sheet 8 of 64







<Variant Name>


ASUS Title : Calistoga - DDR bus (3)

ASUSTeK COMPUTER INC Engineer:



Size	Project Name	Rev
Custom	W7J	2.0
Date: Thursday, August 31, 2006	Sheet	9 of 64





NOTE: 0.1uF caps in 1.5VS_XPLL need to be located as edge caps within 200 mils.




VCCA_DPLLA<50mA
VCCA_DPLLB<50mA
VCCA_HPLL<45mA



<< Kennedy Wang >>



ASUS		Title : Calistoga - POWER (4)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet 10 of 64		




<< Kennedy_Zhang >>

<Variant Name>


ASUS Title : Calistoga-GND (5)

ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0
Date: Thursday, August 31, 2006		Sheet 11 of 64




« Kennedy Zhang »



<Variant Name>


ASUS		Title : Calistoga-GND (6)	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006	Sheet	12	of 64



9,14,16 M_B_BS#0
9,14,16 M_B_BS#1
9,14,16 M_B_BS#2

8,14 DCLK2#
8,14 DCLK2#
8,16 SCKE2

8,16 ODT2




M_B_BS#0
M_B_BS#1
M_B_BS#2

8,14 DCLK3
8,14 DCLK3#

ODT2
VTT_REF

M_B_DM1
M_B_DM5
M_B_DM5
M_B_DOS1
M_B_DOS5

M_B_WE# 9,14,16
M_B_RAS# 9,14,16
SCS2# 8,16
M_B_CAS# 9,14,16




M_B_BS#0
M_B_BS#1
M_B_BS#2

DCLK3
DCLK3#
SCKE2


ODT2
VTT_REF

M_B_DM0
M_B_DM7
M_B_DM7
M_B_DOS0
M_B_DOS7

M_B_WE#
M_B_RAS#
SCS2#
M_B_CAS#






Layout Note: Place these Caps near Memory Module



- 9,14 M_B_DM[0:7] M_B_DM[0:7]
- 9,14 M_B_DQS[0:7] M_B_DQS[0:7]
- 9,14 M_B_DQS# [0:7] M_B_DQS# [0:7]
- 9,14,16 M_B_A[0:13] M_B_A[0:13]
- 9,14 M_B_DQ[0:63] M_B_DQ[0:63]

Place either terminator on each side



<Variant Name>






Title : DDRON BOARD(TOP)

ASUSTek COMPUTER INC **Engineer:**


Size	Project Name	Rev
Custom	W7J	2.0

Date: Thursday, August 31, 2006 Sheet 13 of 64

« Kennedy Zhong »




Layout Note: Place these Caps near Memory Module



- 9,13 M_B_DM[0:7] <-- M_B_DM[0:7]
- 9,13 M_B_DQS[0:7] <-- M_B_DQS[0:7]
- 9,13 M_B_DQS#[0:7] <-- M_B_DQS#[0:7]
- 9,13,16 M_B_A[0:13] <-- M_B_A[0:13]
- 9,13 M_B_DQ[0:63] <-- M_B_DQ[0:63]

<< Kennedy Zhao >>




<Variant Name>

ASUS Title : DDR2 ON BOARD(B0)

ASUSTeK COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	2.0

Date: Thursday, August 31, 2006 Sheet 14 of 64





Chenedy_Zhang >>

Layout Note: Place these Caps near SO DIMM 1



Layout Note: Place these Caps near SO DIMM 1




**TOP SIDE:
Channel A**

<Variant Name>


ASUS Title :DDR2 SO-DIMM

ASUSTek COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	2.0
Date: Thursday, August 31, 2006	Sheet 15 of 64	




- M_A_A[0..13] 9,15
- M_A_BS#[0..2] 9,15
- M_B_A[0..13] 9,13,14
- M_B_BS#[0..2] 9,13,14
- SCKE[0:3] 8,13,14,15
- ODT[0:3] 8,13,14,15




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9V




<< Kennedy_Zhang >>






PCIE LAN REVERSE












Kennedy Zhang




<< Kennedy_Zhang >>





DDR2 16x16 FBVDDQ 1.8V 84PIN









<< Kennedy_Zhang >>



<< Kennedy_Zhang >>




FBA CMD/ADDR Termination



<Variant Name>



ASUS		Title G72M-Terminator
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom	W7J	2.0
Date: Thursday, August 31, 2006	Sheet 22 of 64	



LCD CONNECTOR

Place close to CON16

As short as possible




INVERTOR CONNECTOR

<< Kennedy_Zhang >>

<Variant Name>

ASUS		Title : CRT & TV-Out	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	23 of 64

TV OUT




« Kennedy Zhang »

20	DAC_R	R6886	00hm	VGA_R	R6886	(no_stuff)	R_MCH	8
20	DAC_G	R6888	00hm	VGA_G	R6888	(no_stuff)	G_MCH	8
20	DAC_B	R6890	00hm	VGA_B	R6890	(no_stuff)	B_MCH	8
20	DAC_HSYNC	R6892	00hm	VGA_H	R6892	(no_stuff)	HSYNC_MCH	8
20	DAC_VSYNC	R6894	00hm	VGA_V	R6894	(no_stuff)	VSYNC_MCH	8

<Variant Name>

ASUS		Title : CRT & TV-Out	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	24	of 64



SATA:
Distance between the ICH7 and cap on the "P" signal should be identical distance between the ICH7 and cap on the "N" signal for same pair.


Place R1092 within 500 mils of ICH ball

Layout note: R1091 needs to be placed within 2" of ICH7, R1089 MUST BE PLACED WITHIN 2" OF R1091 w/o stub.


SATA if it non-used,
1) SATA[0:3]RXp#n SATABIAS#, SATABIAS# and SATA_CLKp#n should be PD.
2) SATA[0:3]TXp#n and SATALED# NO connect.

IDE_PDD[0..15] IDE_PDD[0..15] 42

RTC BAT



RTC Battery
P/N=07-016322032



<Variant Name>

ASUS		Title : ICH7-M (1)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		
Custom	W7J		
Date: Thursday, August 31, 2006	Sheet 25 of 64		
		Rev	2.0


36 PCI_AD[0..31] \rightarrow PCI_AD[0..31]

ICH7M Boot BIOS select


LPC	11	GNT#3	GNT#4
PCI	10	1	0
SPI	01	0	1

(default)

GNT#3 without PD, if NOT top-block swap(inter high)



<< Kennedy_Zhang >>






Can be issue SCI or SMI List: GPIO0~GPIO15
 Resume Power Well GPIO List: GPIO8, 11, 13, 14, 15, 24, 25, 27, 28
 Only GPI Pin: GPIO~8, 11~15, 26, 29, 30, 31, 40 (5V), 41
 Only GPO Pin: GPIO16~17, 19, 21, 23, 48
 Can be GPIO: GPIO24, 25, 27, 28, 33, 34
 Resume Power Input Pin List:
 BATLOW#, AC_SDIN[0:1], LAN_RST#,
 OC[7:0]#, PME#, PWRBTN#, RI#, SMBALERT#, SYS_RESET#, USBRBIAS#

<Variant Name>


ASUS Title : ICH7-M (2)
 ASUSTek COMPUTER INC Engineer:
 Size Project Name
 Custom **W7J**
 Date: Thursday, August 31, 2006 Sheet 26 of 64 Rev 2.0

The signal has a weak internal pull down. If the signal is sampled high, this indicates that the system is strapped to the " No Reboot" mode.






ASUS **Title : ICH7M--PWR/GND (4)**
ASUSTeK COMPUTER INC **Engineer:**
 Size Project Name
 Custom **W7J**
 Date: **Thursday, August 31, 2006** Sheet **28** of **64** Rev **2.0**




74HC74 TRUTH TABLE

PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'




<< Kennedy Zhang >>







At boot, KBCRSM need to be set low for normal operation

<Variant Name>
Title : Power on sequence
ASUSteK COMPUTER INC **Engineer:**
 Size Project Name **W7J** Rev 2.0
 Custom **W7J**
 Date: Thursday, August 31, 2006 Sheet 29 of 64






<< Kennedy Zhang >>

AUDIO_LDO




MIC PreAmplifier & Mic Jack






<Variant Name>

ASUS		Title : MIC PREAMP & INT MIC	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	31	of 64



GAIN0	GAIN1	SE/BTL#	Av (inv)
0	0	0	15.6 dB
1	0	0	15.6 dB
1	1	0	21.6 dB
X	X	1	4.1 dB

« Kennedy_Zhang »



Can be substituted by UM6K1N or S11902DL

Substitute by a 1uF/25V(0805) 11-032110520

<Variant Name>


ASUS Title : AUDIO_AMP & INT SPK

ASUSteK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0

Date: Thursday, August 31, 2006 Sheet 32 of 64

JACK_IN#	OPTIC_HP#	
L	H	SPDIF
L	L	LINE OUT
H	H	NO CONNECT




<< Kennedy Zhang >>


<Variant Name>

ASUS		Title : SPDIF JACK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	W7J		2.0
Date: Thursday, August 31, 2006		Sheet	33 of 64

TESTBI/BADD PIN LPC ADDRESS SELETE High 4E h, LOW 2E h.
 TEST PIN For normal operation, connect TESTI to GND.
 PP PIN is connected to VDD, some special commands are enabled.




<< Kennedy_Zhang >>



<Variant Name>

ASUS		Title : TPM 1.2
ASUSTeK COMPUTER INC		Engineer:
Size Custom	Project Name W7J	Rev 2.0
Date: Thursday, August 31, 2006	Sheet 34	of 64



as close as possible to R5C832

AS CLOSE AS POSSIBLE TO R5C832

AS CLOSE AS POSSIBLE TO 1394 CONNECTOR

Circuit area : As small as possible.


Kennedy_Zhang

MDIO02--> xDCE#
 MDIO05--> SD Power Control 1 / xDWP
 MDIO06--> xD/MS/SD LED Control
 MDIO14--> xD Data
 MDIO15--> xD Data
 MDIO16--> xD Data
 MDIO17--> xD Data
 MDIO18--> xD CLE
 MDIO19--> xD ALE

MDIO01--> MS Card Detect
 MDIO03--> SD Write Protect
 MDIO04--> SD Card Power0 Control/
 MS Power Control
 MDIO07--> SD External Clock/
 MS External Clock
 MDIO08--> SD Command/MS Bus State
 MDIO09--> SD Clock/MS Clock
 MDIO10--> SD Data 0/MS Data 0
 MDIO11--> SD Data 1/MS Data 1
 MDIO12--> SD Data 2/MS Data 2
 MDIO13--> SD Data 3/MS Data 3

<Variant Name>



ASUS Title : RICOH R5C832/PCI_A
 ASUSTeK COMPUTER INC Engineer:
 Size Project Name Rev
 Custom W7J 2.0
 Date: Thursday, August 31, 2006 Sheet 35 of 64




Kennedy Zhang

<Variant Name>

ASUS		Title : RICOH R5C832/PCI_B	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet	36 of 64




SD/MMC/MS/MS-PRO Card Reader Socket



- MDIO00--> SD Card Detect
- MDIO01--> MS Card Detect
- MDIO03--> SD Write Protect
- MDIO04--> SD Card Power0 Control/
MS Power Control
- MDIO08--> SD Command/MS Bus State
- MDIO09--> SD Clock/MS Clock
- MDIO10--> SD Data 0/MS Data 0
- MDIO11--> SD Data 1/MS Data 1
- MDIO12--> SD Data 2/MS Data 2
- MDIO13--> SD Data 3/MS Data 3

<< Kennedy Zhang >>










- MDIO02--> xDCE#
- MDIO05--> SD Power Control 1 / xDWP
- MDIO06--> xD/MS/SD LED Control
- MDIO14--> xD Data
- MDIO15--> xD Data
- MDIO16--> xD Data
- MDIO17--> xD Data
- MDIO18--> xD CLE
- MDIO19--> xD ALE


<Variant Names>

ASUS		Title : CardReader	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet 37 of 64	





Average supply current
 VDD33 103mA
 AVDD18+EVDD18 198mA
 VDD15 367mA




« Kenney_Zhang »





Transformer close CON7
SWAP




OP: FOR EMI
Co-Layout



FOR EMI
Co-Layout






AZALIA MDC Connector




Kennedy_Zhang

ASUS		Title : RJ11+45 , MDC	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	39	of 64




<< Kennedy_Zhang >>





« Kennedy_Zhang »

Mini Card Latch




<Variant Name>

ASUS		Title : MINICARD (802.11)	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006	Sheet 41	of 64	




<< Kennedy_Zhang >>




<Variant Name>

ASUS		Title : HDD & ODD	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	42	of 64



<< Kennedy_Zhang >>




**Terminal Sensor,
Clock Generator
DDR2 SO-DIMM
EXPRESS CARD
MINI-CARD**

<Variant Name>		ASUS		Title : FWH , SM BUS	
ASUSTeK COMPUTER INC		Engineer:			
Size	Project Name	W7J		Rev	2.0
Custom	Date: Thursday, August 31, 2006			Sheet	43 of 64

KEYBOARD CNT

P2.1 Low : Power Button Override disable
 Input Event only at P54, P55, P60 - P67

P50, P43, P54, P55 are wake-up event inputs when KBC in standby mode




<Variant Name>

ASUS Title : KBC M38857




ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0
Date: Thursday, August 31, 2006	Sheet 44 of 64	




<< Kennedy_Zhang >>


Bluetooth Module Connector



Internal Keyboard Connector





EMI recommendation: To protect KBC destroy by ESD. Need put between KB connector and KBC, and close to the connector as possible.




Each IC needs 2 vias to ground.


LEDs



Touch Pad LED




Touch Pad Connector



<< Kennedy_Zhang >>


ASUS		Title: INTERNAL TP & KB & LEDs	
ASUSTeK COMPUTER INC		Engineer:	
Size: Custom	Project Name: W7J	Rev: 2.0	
Date: Thursday, August 31, 2006	Sheet: 46	of 64	

DC-IN



Co-Layout


Battery Connector



Co-Layout

EXT BOARD


LID_SW_BD CN




```
wireless
-----
right on ---> active high
left off ---> active low

WB_AP
-----
right off ---> active high
left on ---> active low
```

Power Switch



CMOS Board



<< Kennedy Zhang >>

<Variant Name>



ASUS Title: DC-IN, BATT CON, EXT BOARD

ASUSTeK COMPUTER INC Engineer:

Size Project Name Custom W7J Rev 2.0

Date: Thursday, August 31, 2006 Sheet 47 of 64


Discharge



Poewr List

+3VA	→	+3VA	25,29,47,54,63
+3VSUS	→	+3VSUS	26,27,28,29,32,38,41,51
+5VA	→	+5VA	51,54,60
+5VSUS	→	+5VSUS	28,51,60
+3V	→	+3V	26,29,39,40,41,44,54,61
+5V	→	+5V	16,30,32,37,44,45,46,47,59,61
+12V	→	+12V	27,32,33,61
+3VS	→	+3VS	5,6,8,10,12,15,17,20,21,23,24,27,28,29,30,34,35,36,37,38,40,41,42,43,44,45,46,50,52,60,61
+5VS	→	+5VS	5,24,28,29,30,32,33,42,43,44,46,47,50,61
+12VS	→	+12VS	5,24,34,46,61
+VCORE	→	+VCORE	3,4,5,44,50
+VCCP	→	+VCCP	2,3,4,6,7,8,10,11,12,25,28,52
+1.2VSP	→	+1.2VSP	17,18,56
+2.5VS	→	+2.5VS	10,20,21,54
+1.8VS	→	+1.8VS	20,61
+0.9VS	→	+0.9VS	16,53
+1.5VS	→	+1.5VS	3,8,10,11,26,28,40,41,52
+VCC_RTC	→	+VCC_RTC	25,28
+1.8V	→	+1.8V	8,12,13,14,15,16,53
VTT_REF	→	VTT_REF	8,13,14,15,16
A/D_DOCK_IN	→	A/D_DOCK_IN	47,57,59,60
+VGA_VCORE	→	+VGA_VCORE	17,55

Power LED On



<Variant Name> **Discharge, Power Rail & Power LED On**

ASUS Title :
ASUSTeK COMPUTER INC Engineer:
 Size Project Name **W7J** Rev
 Custom Date: Thursday, August 31, 2006 Sheet 48 of 64

<< Kennedy_Zhang >>

PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		
CARD READER	AD19	0	E
1394	AD19	0	F

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
Thermal Sensor	0101110x (2E)
PIC	1001001x (92)
Express Card	TBD
Mini Card	TBD


ICH7-M GPIO	W7J
GPIO 0	PM_BMBUSY#
GPIO 1	PCI_REQ#5
GPIO 2	PCI_INTE#
GPIO 3	PCI_INTF#
GPIO 4	PCI_INTG#
GPIO 5	PCI_INTH#
GPIO 6	BACK_OFF#
GPIO 7	MUTE_POP_ICHGPIO#
GPIO 8	EXTSMI#
GPIO 9	W_OLED#
GPIO 10	(PWRLMT#)
GPIO 11	SMBALERT#
GPIO 12	KBC_SCI#
GPIO 13	PWR_LED_1HZ
GPIO 14	WLAN_ON#
GPIO 15	802_LED_EN#
GPIO 16	DPRSLPVR
GPIO 17	GNT5#
GPIO 18	STP_PCI#
GPIO 19	Memoryclk
GPIO 20	STP_CPU#
GPIO 21	
GPIO 22	PCI_REQ#4
GPIO 23	LPC_DRQ#1
GPIO 24	SW_RST#
GPIO 25	CB_SD#
GPIO 26	MEM_ID0
GPIO 27	MEM_ID1
GPIO 28	MEM_ID2
GPIO 29	USB_OC#5
GPIO 30	USB_OC#6
GPIO 31	USB_OC#7
GPIO 32	CLKRUN#
GPIO 33	BT_ON#
GPIO 34	FWH_WP#
GPIO 35	SATACLKREQ#
GPIO 36	BT_LED_EN#
GPIO 37	PCB_ID0
GPIO 38	PCB_ID1
GPIO 39	PCB_ID2
GPIO 48	GNT4#
GPIO 49	CPUPWRGD

<< Kennedy Zhang >>

KBC GPIO	W7J
P23	
P22	BAT_LEARN
P21	
P20	KBCRSM
P42	WATCHDOG
P43	
P44	xKBRC
P45	GA20
P46	KBDSCI
P47	CLKRUN#
P50	BAT_LLOW#
P51	TP_LED_CTRL#
P52	
P53	EXPD#
P54	LID_EC#
P55	BAT_IN#
P56	CPU_FAN_PWM
P57	ADJ_BL
P67	WB_AP
P66	M_MODE#
P65	
P64	ACIN#
P63	EOC#_LED
P62	C_PRESENT#
P61	ACZ_RST#_AUD
P60	
P75	KBDCLK_5S
P74	MOUSECLK_5S
P73	INTCLK_Q3
P72	KBDDATA_5S
P71	MOUSEDATA_5S
P70	INTDATA_Q3
P77	SMC_KBC
P76	SMD_KBC
P27	SCROLL_LED#
P26	NUM_LED#
P25	CAP_LED#
P24	SET_RSTNS#
P40	EXT_SMI#
P41	

<Variant Name>

		Title : System Resource
ASUSTeK COMPUTER INC		Engineer:
Size Custom	Project Name W7J	Rev 2.0
Date: Thursday, August 31, 2006		Sheet 49 of 64



Close to Phase 1 Inductor

FOR LAYOUT PLACEMENT


FOR LAYOUT PLACEMENT

Kennedy Zhang



Close to Pin 18




C5028 & C5029 for transient response


Close to Phase 1 Inductor



« Kennedy_Zhang »









« Kennedy Zhang »


+3VAO



+2.5VS

<< Kennedy_Zhang >>






Kennedy_Zhang

TON	345K	255K
FLOAT	485K	355K
REF		

+VRAM	R5520	P/N
2.0V	10K	10G213100213030
1.8V	8.06K	10G213806113030

Under VGA_U1100 pin23 and VGA_JP1100 pin2 via to GND

+1.2VSP



<< Kennedy_Zhang >>

POWER PATH & BAT_LEARN

AC_IN_Threshold 2.048Vmax AD_DOCK_IN > 17.44V active
 Adapter InImax = $(0.075V/Rsense/ADIN)[VCLS/VREF]$
 ResenseADIN=0.05ohm
 VCLS= 2.865V
 => InImax=4.544A
 => Constant Power = $19 \cdot 2.544 = 48.336W$
 => R5708=20K_R5714=170K

Adapter InImax = $(0.075V/Rsense/ADIN)[VCLS/VREF]$
 ResenseADIN=0.05ohm
 VCLS= 3.185V
 => InImax=4.27A
 => Constant Power = $19 \cdot 3.27 = 62.13W$
 => R5708=20K_R5714=157K

Adapter InImax = $(0.075V/Rsense/ADIN)[VCLS/VREF]$
 ResenseADIN=0.05ohm
 VCLS= 3.797V
 => InImax=4.485A
 => Constant Power = $19 \cdot 4.485 = 85.4W$
 => R5708=20K_R5714=170K

Adapter InImax = $(0.075V/Rsense/ADIN)[VCLS/VREF]$
 ResenseADIN=0.05ohm
 VCLS= 4.600V
 => InImax=4.262A
 => Constant Power = $19 \cdot 4.262 = 80.98W$
 => R5708=20K_R5714=115K

Charge Current Ichg = $(0.075V/Rsense/CHG)[VCTL/3.6V]$
 ResenseCHG=0.05ohm
 VCTL= 3V => Ichg = 2.5A
 VCTL= 1.68V => Ichg = 1.4A

Charge Current Ichg = $(0.075V/Rsense/CHG)[VCTL/3.6V]$
 ResenseCHG=0.05ohm
 VCTL= 2.15V => Ichg = 3.5A
 VCTL= 1.8V => Ichg = 3.5A
 VCTL= 1.21V => Ichg = 1.4A


Vbat = Cell 1 (Vref - (VCTL - 1.8V) / 9.52)
 VCTL= 1.88V
 => 1800 = 2.2V

Mode pin : Vmode = 2.8V (pin to LDO pin) => 4 Cells
 2.0 > Vmode = 1.6V (floating) => 3 Cells
 0.8 > Vmode (No to GND) => Learning mode


VCTL= 0.8V or DCIN < 7V => Charger Disable

Precharge current=150mA


58 BATSEL_CP
 51.52.53.54.55.56.61.63 SUBSP_PWR
 58 PRECHG
 44.58 CHG_ENH
 58 AC_APPR_PIC
 60 AD_SDA
 44 BAT_LEARN



<< Kennedy_Zhang >>




PIC16F54C




<< Kennedy_Zhang >>

BATTERY IN DETECT




ADAPTER IN DETECT




<< Kennedy_Zhang >>

+5VLCM, +5VCHG & +2.5VREF




BATTERY A/D_SD# (OVP)






<< Kennedy_Zhang >>

POWER GOOD DETECTER






- TPC28T PT6003 1 VRM_PWRGD
- TPC28T PT6004 1 DDR_PWRGD
- TPC28T PT6005 1 3V_5V_PWRGD
- TPC28T PT6006 1 1.05V_1.5V_PWRGD

SUSC#_PWR POWER



SUSB#_PWR POWER






« Kennedy_Zhang »



FOR POWER TEST



<< Kennedy_Zhang >>

Rev	Date	Description
R1.0	2005/10/15	1. Initial release.
R1.1	2005/11/29	1. Change Project name from W6J/H to W7J/F 2. Add NET: PWRLMT# to CPU pin: PROCHOT# (Page 2) 3. Add NET: DREFCLKSS,DREFCLKSS# to CLK GEN: pin17,pin18 (Page 6) 4. Add NET: DREFCLKSS,DREFCLKSS# to GMCH: C40,D41 (Page 8) 5. Pull high GMCH VCCA_LVDC to +2.5VS (Page 10) 6. Add Jumper at G72M pin: B4 (Page 20) 7. Change R6811 from 200Kohm to 100Kohm (Page 23) 8. Change U57,U58 from 74LVC1G32GV to NC7SZ08M5 (Page 24) 9. Change D2 from EC31QS04 to RB751V_40 (Page 24) 10. Add Double-pi filter in VGA port (Page 24) 11. Swap ICH PCIE lans (Page 26) 12. Change GPIO7 NET from WB_AP to MUTE_POP_ICHGPIO# (Page 27) 13. Add NET: PWR_LED_1HZ to ICH: GPIO13 (Page 27) 14. Add Q6197 in net: PCIE_WAKE# (Page 27) 15. Add Q6192 in net: PWR_SW#_Q (Page 29) 16. Change R719 from 100Kohm to 1Mohm (Page 29) 17. Change R306 from 1Mohm to 10Mohm (Page 29) 18. Change C388 from 0.33uF to 1uF (Page 29) 19. Change Pull-high LID_EC# from +3VSUS to +3V (Page 29) 20. Change Audio CODEC from ADI1986 to ALC660 (Page 30) 21. Change R6614 from 0ohm to 4.7Kohm (Page 32) 22. Change R6616 from 10Kohm to 51Kohm (Page 32) 23. Change R6613 from 0ohm to 4.7Kohm (Page 32) 24. Change R6615 from 10Kohm to 51Kohm (Page 32) 25. Add NET: MUTE_POP_ICHGPIO# to MUTE_POP# circuit (Page 32) 26. Add Q6193 in net: SUSCLK (Page 34) 27. Change SLB9635TT pin16 from PLT_RST# to BUPLT_RST# (Page 34) 28. Delete NET PME# (Page 36) 29. Change Pull-high MDIO04 from +3V to +3VS (Page 37) 30. Change Pull-high XD_PWR_EN from +3V to +3VS (Page 37) 31. Change PCIE lans from port 1 to port 2 (Page 38) 32. Add C6625,C6626 in phone connector (Page 39) 33. Change PCIE lans from port 3 to port 1 (Page 40) 34. Add NET: EXPD# to R5538 pin20 (Page 40) 35. Add NET: C_PRESENT# to R5538 pin9,pin10 (Page 40) 36. Change PCIE lans from port 2 to port 3 (Page 41) 37. Change Pull-high 802WLAN_ON# from +3V to +3VSUS (Page 41) 38. Change FWH packaging from PLCC to TSOP (Page 43) 39. Add NET: EXPD# to M38857 P53 (Page 44) 40. Add NET: WB_AP to M38857 P67 (Page 44) 41. Add NET: C_PRESENT# to M38857 P62 (Page 44) 42. Add NET: ACZ_RST#_AUD to M38857 P61 (Page 44) 43. Change U10,U6012 pin4 from SUSC# to SUSC (Page 45) 44. Add Q6196 in net: BTPWRCL# (Page 45) 45. Add R6922 between net: WIRELESS_LAN_ON/OFF# and WB_AP (Page 47) 46. Add Q6198 in +3VS discharge (Page 48) 47. Change Power LED ON circuit (Page 48)

Rev	Date	Description
R1.2	2005/12/20	1. Change R6491 from 23.2KOhm to 51KOhm (Page 5) 2. Add Q6200 at U42 :D2+,D2- (Page 5) 3. Add NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6) 4. Add RN79 at DREFCLKSS,DREFCLKSS# (Page 6) 5. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8) 6. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8) 7. Change R1001 from 1Kohm to C6631:0.1uF (Page 16) 8. Modify LCD enable circuit by U6059 (Page 23) 9. Change L89,L90,L92 to Bead 1200ohm/100MHz (Page 24) 10. Change Q60,Q61 from SI1906DL to SI1902DL (Page 24) 11. Add C6632 in Y1 (Page 25) 12. Connect H_DPRSTP# to PU5000 (Page 25) 13. Change U69 from SN74LVC1G32G to 74LVC1G32GV (Page 26) 14. Disconnect STP_CPU# to PU5000 (Page 27) 15. Add GPIO9:W_OLED# (Page 27) 16. Change R523 from 10Kohm to 100Kohm (Page 29) 17. Change R303 from 10Kohm to C6630:1uF (Page 29) 18. Add R6936 in Net:PWR_SW#_Q (Page 29) 19. Add R6633,R6634,R6635,R6636 in CN20 (Page 31) 20. Add R6938 in +3.3Vaux (Page 41) 21. Change CE41,CE5705,CE25 from 100uF to 150uF (Page 45) 22. Add R6937 in BTPWRCL# (Page 45) 23. Change Q6180,Q6181 by Q6202 (Page 46) 24. Add Q6201,LED10 in WIRELESS_OLED# (Page 46) 25. Change R6686 from 0ohm to 470ohm (Page 47) 26. Add R6940 in Power Board +5Vs (Page 47)
R2.0	2006/2/23	1. Change R6491 from 51Kohm to 36.5Kohm (Page 5) 2. Del NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6) 3. Del RN79 at DREFCLKSS,DREFCLKSS# (Page 6) 4. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8) 5. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8) 6. Add R6945 at U6028: H22 (Page 18) 7. Add R6944 in MUTE_POP# (Page 32) 8. Change L5708 to R6943 (Page 38) 9. Del R6915,R6916,R6917 in CON15 (Page 40) 10. Change R613 from 10K ohm to 0 ohm (Page 42) 11. Change CON11 from 8 pin to 6 pin (Page 45) 12. Add R6946,R6947 at BATT_GND (Page 47) 13. Add D6040 at CN14 (Page 47)

Kennedy_Zhang

<Variant Name>

		Title : History
ASUSTek Computer INC. NB1		Engineer:
Size Custom	Project Name W7J	Rev 2.0
Date: Thursday, August 31, 2006		Sheet 64 of 64