Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.		Page	Title of Schematics Page	Rev.
01	Schematics Page Index	SD		41	Modem Connector	SD
02	Block Diagram	SD		42	KB Connector	SD
03	Penryn(HOST BUS) 1/3	SD		43	USB 2.0 to PATA Bridge	SD
04	Penryn(HOST BUS) 2/3	SD		44	Status LED	SD
05	Penryn (Power/Gnd) 3/3	SD		45	Touch Pad Connector	SD
06	CLOCK GEN	SD		46	HW Thermal Protection	SD
07	Cantiga (HOST) 1/7	SD		47	FAN	SD
08	Cantiga (DMI) 2/7	SD		48	Thermal Sensor	SD
09	Cantiga (GRAPHIC) 3/7	SD		49	Power Design Diagram	SD
10	Cantiga (DDRII) 4/7	SD		50	DCIN&Charger	SD
11	Cantiga (POWER,VCC) 5/7	SD		51	Discharge Circuit	SD
12	Cantiga (VCC CORE) 6/7	SD		52	Identify IC	SD
13	Cantiga (VSS) 7/7	SD		53	SYS Power (+3_3V/+5V)	SD
14	DDRII(SO-DIMM_0) 1/3	SD		54	SYS Power(+1_5V/+1_05V)	SD
15	DDRII(SO-DIMM_1) 2/3	SD		55	DDR2 Power(+1_8V/+0_9V)	SD
16	DDRII(Termination) 3/3	SD		56	CPU_Vcore---ISL6266A	SD
17	ICH9-M(PCI/USB) 1/5	SD		57	Others power plane	SD
18	ICH9-M(LPC,IDE,SATA)2/5	SD		58	OVP protection	SD
19	ICH9-M(GPIO) 3/5	SD		59	VGA Power(ATI VDD)	SD
20	ICH9-M(POWER) 4/5	SD		60	GMCH Power(Dummy Page)	SD
21	ICH9-M(GND) 5/5	SD		61	LID Switch	SD
22	EC+KBC(WPC8763L)	SD		62	Inverter	SD
23	Flash ROM/SPI	SD		63	LVDS	SD
24	Debug Port	SD		64	HDMI	SD
25	EXPRESS CARD	SD		65	CRT	SD
26	Mini-PCIE Card (WLAN)	SD		66	Audio (CODEC)	SD
27	Robson Connector	SD		67	Audio (MUTE)	SD
28	TV-Tuner Connector	SD		68	Audio (Power)	SD
29	LAN (88E8055) 1/2	SD		69	Audio (Speaker AMP)	SD
30	LAN (Transformer) 2/2	SD		70	Audio (Speaker Connector)	SD
31	SATA HDD	SD		71	VGA (PCI-E) 1/6	SD
32	PATA CD-ROM	SD		72	VGA (STRAP) 2/6	SD
33	Media Key Connector	SD		73	VGA (I/O) 3/6	SD
34	PCI (PCI BUS)	SD		74	VGA (Memory BUS) 4/6	SD
35	PCI (i.LINK)	SD		75	VGA (LVDS) 5/6	SD
36	PCI (SD/MS-DUO)	SD		76	VGA (POWER) 6/6	SD
37	Camera Connector	SD		77	VRAM (GDDR3) 1/3	SD
38	Felica Connector	SD		78	VRAM (GDDR3) 2/3	SD
39	USB&Audio Jack Connector	SD		79	VRAM (BYPASS) 3/3	SD
40	Bluetooth Connector	SD		80	HOLE	SD

DVT2 BOM Control Table

VALUE Head	CA_	AT_	M86_	M82_	NC_
UMA	Stuff	Un-stuff	Un-stuff	Un-stuff	Un-stuff
Discrete VGA with M86	Un-stuff	Stuff	Stuff	Un-stuff	Un-stuff
Discrete VGA with M82	Un-stuff	Stuff	Un-stuff	Stuff	Un-stuff

P. Leader	Check by	Design by
JERRY HSIAO	JERRY HSIAO	TONY CHENG

Project Code & Schematics Subject: M760 Main Board

PCB P/N: FUBAI 1P-0083101-8010)
HANNSTAR (1P-0083500-8010)
IRIS (1P-0083J01-8010)

FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: Index Page
Size: Custom | Document Number: M760 | Rev: 1.0
Date: Thursday, March 27, 2008 | Sheet 1 of 89

M760 (IRX-4370) Montevina + M86-LP/M82-XT



TI CHARGER BQ24751 P.63

INPUTS	OUTPUTS
DC_IN	BT+ DCBATOUT

SYSTEM DC/DC TPS51125RGER P.64

INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC +15V_ALW

SYSTEM DC/DC SC411 P.65

INPUTS	OUTPUTS
DCBATOUT	+1_5VRUN +1_05VRUN

SYSTEM DC/DC TPS51116RGER P.66

INPUTS	OUTPUTS
DCBATOUT	+1_8VSUS +0_9VSUS

CPU DC/DC ISL6266A P.67

INPUTS	OUTPUTS
DCBATOUT	VHCORE

SYSTEM DC/DC APL5912 P.70

INPUTS	OUTPUTS
+1_5VRUN	PEX_VDD

SYSTEM DC/DC SC411 P.70

INPUTS	OUTPUTS
DCBATOUT	NV_VDD

SYSTEM DC/DC MAX8776 P.71

INPUTS	OUTPUTS
DCBATOUT	+VGFX_CORE

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: **Block Diagram**

Size: Custom | Document Number: **M760** | Rev: 1.0

Date: Thursday, March 27, 2008 | Sheet 2 of 89



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Penryn (HOST BUS) 1/3	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 3 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Penryn (HOST BUS) 2/3	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 4 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Penryn (POWER/GROUND) 3/3	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 5 of 89	



Clock Request	Clock Request Function
CR#3	CLK_PCIE_ICH#
CR#4	EXPRESS_DET#
CR#6	CLK_PCIE_LAN#
CR#7	ROBSON_CLK_DET#
CR#9	MCH_CLK_REQ#
CR#10	WLAN_CLKREQ#
CR#11	MINI_CARD_TV_DET#
CR#A	SATACLKREQ#

FSB Frequency Table:

FSLC	FSLB	FSLA	CPU	SRC	PCI
0	0	0	266.66	100	33
0	0	1	133.33	100	33
0	1	0	200	100	33
0	1	1	166.66	100	33
1	0	0	333.33	100	33
1	0	1	100	100	33
1	1	0	400	100	33

FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	CLOCK GEN	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 6 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd.	
	CCPBG - R&D Division	
Title	Cantiga (HOST) 1/7	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 7 of 89	

MCH_CFG_0~2 FSB Frequency	000 = FSB1066 ; 010 = FSB800; 011 = FSB667 ; Others = Reserved
MCH_CFG_3~4	Reserved
MCH_CFG_5 DMI X2 Select	Low = DMI X2 High = DMI X4 (Default)
MCH_CFG_6 ITPM Host Interface	Low =The ITPM Host Interface is enabled2 High = The ITPM Host Interface is disabled (default)
MCH_CFG_7 Intel Management Engine Crypto Strap	Low = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel Management Engine Crypto TLS cipher suite with confidentiality (default)
MCH_CFG_8	Reserved
MCH_CFG_9 PCIE Graphics Lane	Low = Reverse Lane High = Normal operation
MCH_CFG_10 PCIE Loopback enable	Low = Enabled3 High = Disabled (default)
MCH_CFG_11	Reserved
MCH_CFG_12 ALLZ	Low = ALLZ mode enabled3 High = Disabled (default)
MCH_CFG_13 XOR	Low = XOR mode enabled3 High = Disabled (default)
MCH_CFG_14~15	Reserved
MCH_CFG_16 FSB Dynamic ODT	Low = Dynamic ODT disabled High = Dynamic ODT enabled (default)
MCH_CFG_17~18	Reserved
MCH_CFG_19 DMI Lane Reversal	Low = Normal operation (Default): Lane Numbered in Order High = Reverse Lanes DMI x4 mode [(G)MCH->ICH]: (3->0, 2-> 1, 1->2 and 0->3) DMI x2 mode [(G)MCH ->ICH]: (3->0, 2->1)
MCH_CFG_20 Digital Display Port (SDVO/ DP/iHDMI) Concurrent with PCIe	Low = Only digital display port (SDVO/DP/iHDMI) or PCIe is operational (default) High = Digital display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via the PEG port





FOXCONN	HON HAI Precision Ind. Co., Ltd.
	CCPBG - R&D Division
Title	Cantiga (GRAPHIC) 3/7
Size: A3	Document Number: M760
Rev: 1.0	
Date: Thursday, March 27, 2008	Sheet 9 of 89





FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Cantiga (DDRII) 4/7	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 10 of 89	


+1_05VRUN
L28
64.8mA
+1_05VRUN_DPLLA
CA_10UH_0805
EBLS2012-100K
CAP5
CA_220U_2,5V_R
2R5TPE220MAZB
C290
CA_0.1U_10V_K
0402_X7R
R224
AT_0_J
0402
L63
+1_05VRUN_DPLLB
CA_10UH_0805
EBLS2012-100K
CAP14
CA_220U_2,5V_R
2R5TPE220MAZB
C667
CA_0.1U_10V_K
0402_X7R
R488
AT_0_J
0402
+3VRUN
R453
CA_0_J
0603
R466
AT_0_J
0402
+VCCA_CRT_DAC
73mA
C634
CA_0.1U_10V_K
0402_X7R
C632
CA_0.01U_10V_K
0402_X7R
2.68mA
C635
CA_0.1U_10V_K
0402_X7R
C633
CA_0.01U_10V_K
0402_X7R
+1_05VRUN_DPLLA
+1_05VRUN_DPLLB
+1_05VRUN_HPLL
+1_05VRUN_MPLL
+V1.8_TXLVDS
C661
CA_1000P_16V_K
0402_X7R
13.2mA
+1_5VRUN
0.41mA
C665
0.1U_10V_K
0402_X7R
+1_05VRUN_PEGPLL
50mA
+1_05VRUN
R152
0603
CAP4
CA_100U_6.3V_3528
6TPE100MAZB
+1_05VRUN_SM
720mA
C167
NC_220_6.3V_M
C173
22U_6.3V_M
C189
1U_6.3V_Y
C170
4.7U_6.3V_K
U31H
VCCA_CRT_DAC_1
VCCA_CRT_DAC_2
VCCA_DAC_BG
VSSA_DAC_BG
CRT
VCCA_DPLLA
VCCA_DPLLB
VCCA_HPLL
VCCA_MPLL
PLL
VCCA_LVDS
VSSA_LVDS
LVDS
VCCA_PEG_BG
VCCA_PEG_PLL
PEG
VCCA_SM_1
VCCA_SM_2
VCCA_SM_3
VCCA_SM_4
VCCA_SM_5
VCCA_SM_6
VCCA_SM_7
VCCA_SM_8
VCCA_SM_9
SM
POWER
+1_05VRUN
26mA
C251
22U_6.3V_M_B
C255
NC_2.2U_10V_Y
C235
0.1U_10V_K
VCCA_SM_CK_1
VCCA_SM_CK_2
VCCA_SM_CK_3
VCCA_SM_CK_4
VCCA_SM_CK_5
VCCA_SM_CK_NCTF_1
VCCA_SM_CK_NCTF_2
VCCA_SM_CK_NCTF_3
VCCA_SM_CK_NCTF_4
VCCA_SM_CK_NCTF_5
VCCA_SM_CK_NCTF_6
VCCA_SM_CK_NCTF_7
VCCA_SM_CK_NCTF_8
SM CK
+V3.3S_TVDAC
87.78mA
VCCA_TV_DAC_1
VCCA_TV_DAC_2
TV
+1_5VRUN
R474
CA_0_J
0402
VCC_HDA
R473
AT_0_J
0402
50mA
C642
0.1U_10V_K
0402_X5R
HDA
+1_5VRUN
58.7mA
+V1.5S_QDAC
48.36mA
+1_05VRUN
157.2mA
C112
0.1U_10V_K
0402_X5R
VCCD_TVDAC
VCCD_QDAC
VCCD_HPLL
VCCD_PEG_PLL
+1_05VRUN_PEGPLL
50mA
C663
0.1U_10V_K
0402_X5R
60.31mA
VCCD_LVDS_1
VCCD_LVDS_2
D TV/CRT
LVDS
+1_8VSUS
R492
CA_0_J
0603
+V1.8_DLVDS
R494
AT_0_J
0402
C270
CA_1U_6.3V_Y
0402
CANTIGA
null
VTT_1
VTT_2
VTT_3
VTT_4
VTT_5
VTT_6
VTT_7
VTT_8
VTT_9
VTT_10
VTT_11
VTT_12
VTT_13
VTT_14
VTT_15
VTT_16
VTT_17
VTT_18
VTT_19
VTT_20
VTT_21
VTT_22
VTT_23
VTT_24
VTT_25
VTT
852mA
C123
4.7U_6.3V_K
0603_X5R
C135
4.7U_6.3V_K
0603_X5R
C141
2.2U_10V_Y
0603_Y5V
C536
0.47U_6.3V_Y
0402_Y5V
CAP10
NC_220U_2,5V_R
2R5TPE220MAZB
+1_05VRUN
350mA
C617
1U_6.3V_Y
0402_Y5V
C613
NC_10U_6.3V_M
0805_X5R
+1_8VSUS
321.35mA
1_8VSUS_AXF
L55
1UH_0805
EFLS2012-1R0M RDC15
R458
1_F
0402
1_8VSUS_AXF_R
C606
0.1U_10V_K
0402_X5R
C599
10U_6.3V_M
0805_X5R
VCC_AXF_1
VCC_AXF_2
VCC_AXF_3
AXF
+V1.8_TXLVDS
+1_8VSUS
118.8mA
L60
CA_0.09UH_0805
SWF2012C-90NM-L01
R483
AT_0_J
0402
C660
CA_1000P_16V_K
0402_X7R
C659
CA_22U_6.3V_M
0805
VCC_SM_CK_1
VCC_SM_CK_2
VCC_SM_CK_3
VCC_SM_CK_4
VCC_TX_LVDS
VCC_HV_1
VCC_HV_2
VCC_HV_3
HV
+V3.3S_HV
105.3mA
C664
4.7U_6.3V_K
0603_X5R
C668
22U_6.3V_M
0805
VCC_PEG
+1_05VRUN
R487
0_J
1210
CAP15
220U_2,5V_R
2R5TPE220MAZB
VCC_PEG_1
VCC_PEG_2
VCC_PEG_3
VCC_PEG_4
VCC_PEG_5
PEG
1782mA
D7
CH500H-40PT
VCC_DMI_1
VCC_DMI_2
VCC_DMI_3
VCC_DMI_4
DMI
456mA
C658
0.1U_10V_K
0402_X5R
VTTLF1
VTTLF2
VTTLF3
VTTLF_CAP1
VTTLF_CAP2
VTTLF_CAP3
VTTLF
C559
0.47U_6.3V_Y
0402_Y5V
C560
0.47U_6.3V_Y
0402_Y5V
C580
0.47U_6.3V_Y
0402_Y5V
+3VRUN
+V3.3S_HV
R457
10_J
0603
R478
0_J
0603
C647
0.1U_10V_K
0402_X5R
+1_05VRUN
L49
24mA
120R-100MHZ_0402
EBMS100505H121RDC35
C546
4.7U_6.3V_K
0603_X5R
C548
0.1U_10V_K
0402_X7R
+1_05VRUN_HPLL
L51
139.2mA
120R-100MHZ_0402
EBMS100505H121RDC35
+1_05VRUN_MPLL
1_05VM_R
R419
0.51_F
0603
C545
22U_6.3V_M
0805_X5R
C557
0.1U_10V_K
0402_X5R
+3VRUN
R822
CA_0_J
0603
+V3.3S_TVDAC
C621
NC_0.01U_10V_K
0402_X7R
C622
NC_0.1U_10V_K
0402_X7R
R464
AT_0_J
0402
+1_05VRUN
L62
180R-100MHZ_0603
TI160808U181
+1_05VRUN_PEGPLL
+1_05VRUN_PEGPLL_RC
R489
1_F
0402
C669
10U_6.3V_M
0805_X5R
C666
0.1U_10V_K
0402_X5R
+1_5VRUN
close to pin M25
C206
0.01U_10V_K
0402_X7R
C207
0.1U_10V_K
0402_X7R
+1_5VRUN
L20
180R-100MHZ_0603
TI160808U181
+V1.5S_QDAC
C234
0.01U_10V_K
0402_X7R
C212
0.1U_10V_K
0402_X7R
R156
NC_0_J
0402
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title
Cantiga (POWER,VCC) 5/7
Size
A3
Document Number
M760
Rev
1.0
Date:
Thursday, March 27, 2008
Sheet
11
of
89

3.06A W/E GFX
2.89A W/I GFX

U31F

+1_05VRUN

VCC CORE

POWER

VCC NCTF

CANTIGA
null

3A +1_8VSUS

8.7A +VGFX_GMCH

U31G

VCC SM POWER

VCC GFX NCTF

VCC GFX

VCC SM LF

CANTIGA
null

26MIL TP46 1 VCC_AXG_SENSE
26MIL TP49 1 VSS_AXG_SENSE

CAP13 +220U_2.5V_R 2R5TPE220MAZB
308 mils from the Edge.
C230 22U_6.3V_M 0805_X5R
C218 0.22U_10V_Y 0402_Y5V
C217 0.22U_10V_Y 0402_Y5V
C233 0.1U_6.3V_K 0201_X5R
Cavity Capacitors

C249 0.1U_6.3V_K 0201_X5R
Place C249 where LVDS and DDR2 taps.
CAP12 +330U_2V_T EEFSX0D331ER
C241 22U_6.3V_M 0805_X5R
C646 22U_6.3V_M 0805_X5R
Place on the Edge.

C258 NC_0.1U_6.3V_K 0201_X5R
C195 NC_0.1U_6.3V_K 0201_X5R
C168 NC_0.1U_6.3V_K 0201_X5R
C159 NC_0.1U_6.3V_K 0201_X5R
C149 NC_0.1U_6.3V_K 0201_X5R

+CAP3 NC_CA_220U_2.5V_R 2R5TPE220MAZB
+CAP2 NC_CA_220U_2.5V_R 2R5TPE220MAZB
370 mils from the Edge.
C157 0402_Y5V CA_0.47U_6.3V_Y
C205 0402_X5R CA_1U_6.3V_M
C169 0805_X5R CA_10U_6.3V_M
C191 CA_22U_6.3V_M 0805
C160 0201_X5R CA_0.1U_6.3V_K
C186 0201_X5R CA_0.1U_6.3V_K
R138 0_J 0402
Cavity Capacitors

PJ4 OPEN_JUMP_OPEN2B
PJ3 OPEN_JUMP_OPEN2B

ADD GAP FROM INTERNAL GFX POWER

R186 0_J 0201 VCC_MCH_35

C153 0201_X5R 0.1U_6.3V_K
C137 0201_X5R 0.1U_6.3V_K
C128 0402_X5R 0.22U_6.3V_K
C192 0402_X5R 0.22U_6.3V_K
C274 0402_X7R 0.47U_6.3V_K
C292 0402_X5R 1U_6.3V_M
C288 0402_X5R 1U_6.3V_M

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: Cantiga (VCC CORE) 6/7
Size: A3
Document Number: M760
Rev: 1.0
Date: Thursday, March 27, 2008
Sheet 12 of 89



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Cantiga (VSS) 7/7	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 13 of 89	


DIMM_0
1.8V per DIMM=3.08A
Height = 5 mm
CN18
+1_8VSUS
DDR2 SDRAM SO-DIMM (200P)
DDR2 SO-DIMM_200P
FOX_AS0A426_N6RN_7F
C271 0.1U_16V_M 0402
C267 2.2U_10V_Y 0603
0.1 µF and 2.2 µF placed close to VREF pins
DDR2_VREF
M_A_DM[0..7] 10
M_A_DQ[0..63] 10
M_A_DQS[7..0] 10
M_A_DQS#[7..0] 10
M_A_A[0..14] 10,16
DDRDIMM_VREF
R215 0_J 0402
C269 0.1U_16V_M 0402
(20 mil)
C893 1000P_50V_M 0603_X7R
C894 1000P_50V_M 0603_X7R
C895 1000P_50V_M 0603_X7R
C896 1000P_50V_M 0603_X7R
Place these Caps near So-DIMM0
C92 2.2U_10V_Y 0603_Y5V
C105 2.2U_10V_Y 0603_Y5V
C57 2.2U_10V_Y 0603_Y5V
C100 2.2U_10V_Y 0603_Y5V
C64 2.2U_10V_Y 0603_Y5V
C66 0.1U_16V_Y 0402_Y5V
C72 0.1U_16V_Y 0402_Y5V
C88 0.1U_16V_Y 0402_Y5V
C97 0.1U_16V_Y 0402_Y5V
C33 2.2U_10V_Y 0603
C36 0.1U_16V_Y 0402_Y5V
SMBus Address: A0H(W)/A1H(R)
Place DIMM_0 near GMCH
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title DDR(II)SO-DIMM_0
Size A3
Document Number M760
Rev 1.0
Date: Thursday, March 27, 2008
Sheet 14 of 89



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	DDR(II)SO-DIMM_1	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 15 of 89	



Layout note: Place 1 cap close to every 2 Rtt to +0_9VRUN



Layout note: Place 1 cap close to every 2Rtt to +0_9VRUN

10,14 M_A_A[0..14]

10,15 M_B_A[0..14]



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	DDR(II)Termination	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 16 of 89	


PCI Pullups
RP13
RP15
RP17
RP16
RP14
8.2K
0804_8P4R
PCI_STOP#
PCI_REQ#2
PCI_REQ#1
INT_PIRQD#
PCI_FRAME#
PCI_REQ#3
PCI_SERR#
PCI_TRDY#
INT_PIRQE#
INT_PIRQF#
INT_PIRQG#
INT_PIRQH#
INT_PIRQA#
INT_PIRQB#
INT_PIRQC#
PCI_REQ#0
PCI_IRDY#
PCI_PERR#
PCI_LOCK#
PCI_DEVSEL#
U13B
PCI
Interrupt I/F
ICH9M
null
34 PCI_AD[31..0]
34 INT_PIRQA#
34 INT_PIRQB#
PCI_REQ#0 34
PCI_GNT#0 34
For Boot BIOS Selection.
R344
NC_1K_J
0201
26MIL TP171
26MIL TP163
26MIL TP172
26MIL TP110
PCI_C/BE#0 34
PCI_C/BE#1 34
PCI_C/BE#2 34
PCI_C/BE#3 34
PCI_IRDY# 34
PCI_PAR 34
PCI_RST# 24,34,36
PCI_DEVSEL# 34
PCI_PERR# 34
PCI_SERR# 34
PCI_STOP# 34
PCI_TRDY# 34
PCI_FRAME# 34
PLT_RST# 8,22,24,25,26,27,28,29,71
CLK_ICHPCI 6
R284 0_J 0201
Strap for Boot-BIOS
GNT0# SPI_CS1#
LPC(default) H1 H1
PCI H1 LOW
SPI LOW H1
U13D
PCI-Express
Direct Media Interface
SPI
USB
Robson
Express Card
WLAN
LAN
TV
0.1U_6.3V_K 0201_X5R
ROBSON_RXN1_C
ROBSON_TXP1_C
EXPRESS_TXN2_C
EXPRESS_TXP2_C
WLAN_TXN3_C
WLAN_TXP3_C
WLAN2_TXN4_C
WLAN2_TXP4_C
LAN_TXN5_C
LAN_TXP5_C
TV_TXN6_C
TV_TXP6_C
SPI_CLK
SPI_CS#
SPI_MOSI
SPI_MISO
TP_SPI_ARB
TP154 26MIL
USB_OC#0
USB_OC#1
USB_OC#2
USB_OC#3
USB_OC#4
USB_OC#5
USB_OC#6
USB_OC#7
USB_OC#8
USB_OC#9
USB_OC#10
USB_OC#11
R308 22.6_F 0402
USBRBIAS
USBRBIAS#
DMI_RXN0
DMI_RXP0
DMI_TXN0
DMI_TXP0
DMI_RXN1
DMI_RXP1
DMI_TXN1
DMI_TXP1
DMI_RXN2
DMI_RXP2
DMI_TXN2
DMI_TXP2
DMI_RXN3
DMI_RXP3
DMI_TXN3
DMI_TXP3
CLK_PCIE_ICH#
CLK_PCIE_ICH
DMI_COMP R237 24.9_F 0402
+1_5V_PCIE
Place within 500 mils of ICH
USB_PN0
USB_PP0
USB_PN1
USB_PP1
USB_PN2
USB_PP2
USB_PN3
USB_PP3
USB_PN4
USB_PP4
USB_PN5
USB_PP5
USB_PN6
USB_PP6
USB_PN7
USB_PP7
USB_PN8
USB_PP8
USB_PN9
USB_PP9
USB_PN10
USB_PP10
USB_PN11
USB_PP11
26MIL TP221
26MIL TP222
+3VRUN
+3VALW
DVT1 12/13 U14 Change to winbone 8Mb.
C425 CA_4.7U_10V_K 0805_X5R
C424 CA_1U_10V_K 0603_X5R
R306 CA_1K_J 0402
R307 CA_1K_J 0402
R309 NC_1K_J 0402
U14
CA_FLASH_SOIC-8_8MB
W25X80AVSSIG
SPI_CLK_R R300 CA_15_J 0402 SPI_CLK
SPI_MOSI_R R295 CA_15_J 0402 SPI_MOSI
SPI_MISO_R R302 CA_15_J 0402 SPI_MISO
SPI_CS#_R R303 CA_15_J 0402 SPI_CS#
RP18
RP19
10K
1206_10P8R
0804_8P4R
Place within 500 mils of ICH and don't routing next to high speed signals
USB PORT | Function
PORT-0 | SIDE-1
PORT-1 | SIDE-2
PORT-2 | SIDE-3
PORT-3 | EXPRESS CARD
PORT-4 | Bluetooth
PORT-5 | PATA ODD Bridge
PORT-6 | Wireless LAN2
PORT-7 | Camera
PORT-8 | Felica
PORT-9 | CIR
PORT-10 | Wireless LAN
PORT-11 |
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title ICH9-M (PCI/USB) 1/5
Size A3
Document Number M760
Rev 1.0
Date: Thursday, March 27, 2008
Sheet 17 of 89


RTCRST#
VccRTC
18~25mS
The traces inside this block should be wider.
Internal VRM enabled for VccSus1_05, VccSus1_5, VccCL1_5, VccLAN1_05 and VccCL1_05
INTVRMEN
Low= Internal VR Disabled
High= Internal VR Enabled(Default)
U13A
RTC
LPC
LAN / GLAN
CPU
IHDA
SATA
ICH9M
null
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title
ICH9-M(LPC,IDE,SATA) 2/5
Size
A3
Document Number
M760
Rev
1.0
Date:
Thursday, March 27, 2008
Sheet
18
of
89


RP12
SB_RST#
WAKE_SCI#
EXTSMI#
PM_RI#
SMLINK0
SMLINK1
10K
1206_10P8R
Stuff for No-reboot
Low=Default
High=No-reboot
R297
NC_1K_J
0201
HDA_SPKR
SW1: DISPLAY OUTOUT SELECTION
(FOR DEBUG ONLY)
DISPLAY_SEL
0 CRT
1 LVDS
EVT2 11/2 The LVDS cable contain the IDs.
PANEL ID
Type
Size
Vender
Device Name
Panel ID [3..0]
Sharp
Eastwood1
0 0 1
Eastwood2
0 1 0
Eastwood3
0 1 1
WXGA(EVT Only)
15.4W
LPL
LP154WX4-TLC5
0 0 0
R548 10K_J 0201 GPIO13
R590 10K_J 0201 PM_RSMRST#
R588 10K_J 0201 IMVP_PWRGD
R552 10K_J 0201 LAN_RST#
R586 100K_J 0201 MB_FLASH_EN
R294 100K_J 0201 GPIO57
R291 10K_J 0201 INV_EN_ICH
R602 NC_100K_J 0201 PANEL_ID3
PANEL_ID0 R556 10K_J 0201
PANEL_ID1 R516 10K_J 0201
PANEL_ID2 R436 10K_J 0201
PANEL_ID3 R594 NC_10K_J 0201
DISPLAY_SEL R398 10K_J 0201
GPIO37 R400 10K_J 0201
GPIO38 R561 NC_10K_J 0201
GPIO39 R530 NC_10K_J 0201
R828 NC_0_J 0402
R829 NC_0_J 0402
R830 NC_0_J 0402
R576 4.7K_J 0201 ODD_ON
U13C
SMBCLK
SMBDATA
LINKALERT#/GPIO60/CLGPIO4
SMLINK0
SMLINK1
RI#
SUS_STAT#/LPCPD#
SYS_RESET#
PMSYNC#/GPIO0
SMBALERT#/GPIO11
STP_PCI#
STP_CPU#
CLKRUN#
WAKE#
SERIRQ
THRM#
VRMPWRGD
TP12
GPIO1
GPIO6
GPIO7
GPIO8
LAN_PHY_PWR_CTRL/GPIO12
ENERGY_DETECT/GPIO13
GPIO17
GPIO18
GPIO20
SCLOCK/GPIO22
GPIO27
GPIO28
SATACLKREQ#/GPIO35
SLOAD/GPIO38
SDATAOUT0/GPIO39
SDATAOUT1/GPIO48
GPIO49
GPIO57/CLGPIO5
SPKR
MCH_SYNC#
TP3
TP9
TP10
TP11
SMB
SATA GPIO
SYS GPIO
GPIO
MISC
SATA0GP/GPIO21
SATA1GP/GPIO19
SATA4GP/GPIO36
SATA5GP/GPIO37
CLK14
CLK48
SUSCLK
SLP_S3#
SLP_S4#
SLP_S5#
S4_STATE#/GPIO26
PWROK
DPRSLPVR/GPIO16
BATLOW#
PWRBTN#
LAN_RST#
RSMRST#
CK_PWRGD
CLPWROK
SLP_M#
CL_CLK0
CL_CLK1
CL_DATA0
CL_DATA1
CL_VREF0
CL_VREF1
CL_RST0#
CL_RST1#
MEM_LED/GPIO24
GPIO10/SUS_PWR_ACK
GPIO14/AC_PRESENT
WOL_EN/GPIO9
Power MGT
Clocks
Controller Link
ICH9M
null
R312 NC_10_J 0402
C431 NC_10P_50V_J_N 0402
R536 8.2K_J 0201 ID_LPC_PCI#
R542 8.2K_J 0201 RUNTIME_SCI#_D
R528 8.2K_J 0201 SB_THRM#
R600 8.2K_J 0201 INT_SERIRQ
R601 8.2K_J 0201 PM_CLKRUN#
R540 10K_J 0201 GPIO48
R256 10K_J 0201 GPIO22
R553 10K_J 0201 GPIO1
R277 10K_J 0201 ODD_DP#
R581 4.7K_J 0201 SMB_CLK_SB
R582 4.7K_J 0201 SMB_DATA_SB
R278 0_J 0201
D12 BAS316PT
80 Port I/F:
H: LPC bus
L: PCI bus
TP99 26MIL
R589 2.2K_J 0201 IMVP_PWRGD
R642 0_J 0201 DPRSLPVR
R591 2.2K_J 0201 PM_RSMRST#_SB
R599 0_J 0201 IMVP_PWRGD
R282 10K_J 0201 SMB_LINK_ALERT#
R285 8.2K_J 0201 BATLOW#
R280 1K_J 0201 PCIE_WAKE#
R562 10K_J 0201 GPIO10
R290 10K_J 0201 GPIO14
R823 NC_10K_J 0201 TP_GPIO9
U40
EEPROM_SOP-8_256x8
HT24LC02
C738 0.1U_16V_Y 0402_Y5V
R806 0_J 0402 ODD_DP#
SMBus Address: AEH
D15 BAS316PT
D14 BAS316PT
R544 0_J 0201
R551 100K_J 0201
R283 NC_3.24K_F 0201
R281 NC_453_F 0201
C401 NC_0.1U_16V_M 0402_X5R
R251 3.24K_F 0201
R252 453_F 0201
C376 0.1U_16V_M 0402_X5R
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title
ICH9-M(GPIO) 3/5
Size A3
Document Number M760
Rev 1.0
Date: Thursday, March 27, 2008
Sheet 19 of 89



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Title	ICH9-M(POWER) 4/5		
Size	Document Number		Rev
Custom	M760		1.0
Date:	Thursday, March 27, 2008	Sheet 20 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	ICH9-M(GND) 5/5	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 21 of 89	



ID1	ID0	SKU
0	0	UMA
0	1	DISCRETE (M82)
1	0	DISCRETE (M86)

ID1	ID0	Sku
0	0	RESERVED
0	1	RESERVED
1	0	RESERVED

FOXCONN — HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: EC+KBC(WPCE775L)

Size: Custom | Document Number: M760 | Rev: 1.0

Date: Thursday, March 27, 2008 | Sheet 22 of 89





FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	SPI Flash ROM	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 23 of 89	

PVT 3/26 Dummy for MP



EXTERNAL SPI ROM INTERFACE



JIG-120

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: Debug Port		
Size: A3	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 24 of 89	

+1_5V=>0.65A
+3_3VAux=>0.275A
+3_3V=>1.3A



Express Card Slot.





Express Card Housing.



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	EXPRESS CARD	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 25 of 89	



Half Size Mini Card



full Size Mini Card

6 CLK_PCIE_WLAN#
6 CLK_PCIE_WLAN
17 WLAN_RXN3
17 WLAN_RXP3
17 WLAN_TXN3
17 WLAN_TXP3

6 CLK_PCIE_WLAN2#
6 CLK_PCIE_WLAN2
17 WLAN2_RXN4
17 WLAN2_RXP4
17 WLAN2_TXN4
17 WLAN2_TXP4

WLAN Switch



SW4 PIN8,9 : NPTH











Dummy R17,R9,C5,C11,C14 when use Echo Peak and Shirley Peak

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Mini-PCIE Card (WLAN)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 26 of 89	



Robson 1.6 Module

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Robson2	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 27 of 89	



FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	TV Transfer Connector	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 28 of 89	



FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: LAN (88E8055)(1/2)

Size	Document Number	Rev
A3	M760	1.0

Date: Thursday, March 27, 2008 Sheet 29 of 89



FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	LAN (Transfomer)(2/2)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 30 of 89	



SATA HDD CONN

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: SATA HDD		
Size: A	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 31 of 89	



For ESD.

PATA ODD CONN



PVT 3/27 For ODD_DP# function improvement





FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	PATA ODD	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 32 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Media Key Connector	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 33 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	PCI (PCI BUS)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 34 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	PCI (ILINK)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 35 of 89	



MS/SD POWER



PVT 3/27 Reserve the MEDIA_LED control Active Low Schematic



MS STD/DUO CONN.



SD CONN.



For EMI



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	PCI (MS&SD)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 36 of 89	



CAMERA CONN.

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Camera Connector	
Size: A3	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 37 of 89	



Felica Connector

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	FELICA	
Size A	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 38 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Audio+USB Connector	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 39 of 89	





Bluetooth CONN.



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Bluetooth	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 40 of 89	

MDC CONN.



MS90 modem module only (1.5V)

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	MDC	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 41 of 89	



KBC CNN

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Title	KB Connector		
Size A	Document Number M760		Rev 1.0
Date: Thursday, March 27, 2008		Sheet 42 of 89	

USB2.0-->PATA BRIDGE

Max=85mA

+3VSUS

R741 0_J 0603

+3VSUS_ODD

C854 0.1U_6.3V_K 0201_X5R
C855 0.1U_6.3V_K 0201_X5R
C856 0.1U_6.3V_K 0201_X5R
C857 0.1U_6.3V_K 0201_X5R
C858 0.1U_6.3V_K 0201_X5R
C859 0.1U_6.3V_K 0201_X5R
C630 0.1U_6.3V_K 0201_X5R

Place the bypass capacitors as close to the chip VCC pin

20070829(ODD_RESET#):
1.Change from 0.22uF to 0.1uF net-work with a 10ms time constant;
2. Add a diode to avoid potential voltage feedback.

C860 2.2U_10V_Y 0603_Y5V
C861 0.1U_6.3V_K 0201_X5R

place the two cap close to AVCC Pin

0402_NPO 18P_50V_J C863

Y8 24MHZ_12P_30PPM TXC_7M24000021

ODD_XO_R 0402_NPO 18P_50V_J C862

R809 0_J 0402

R821 0402 NC_10M_J

ODD_XO

07'09/10:
Change Crystal & add Cap

must place crystal as close to Pin as possible

22 USB_ODDRST# R768 0_J 0201

NC_CH520S-30PT PD28

+3VSUS R742 100K_J 0402

R746 0402 NC_10K_J

C864 NC_0.1U_10V_K 0402_X5R

07'09/03:
Reserve discharge R

U43 CY7C68300C-56LFXC

AVCC
RESET#
DMINUS
DPLUS
PWR500#/PU10K
ATAPUEN/NC
VBUS_ATA_ENABLE/ATA_EN
DIOW#
DIOR#
DMACK#
IORDY
DMARQ
SCL
SDA
XTALIN
XTALOUT
DRVPWRVLD/DA2
CS0#
CS1#
DA2/VBUS_PWR_VALID
ARESET#
THERMAL PAD
INTRQ
DA0
DA1
AGND
GND1
GND2
GND3
GND4
GND5
GND6
GND7
GND8
DD0
DD1
DD2
DD3
DD4
DD5
DD6
DD7
DD8
DD9
DD10
DD11
DD12
DD13
DD14
DD15

CY7C68300C-56LFXC

USB_R_ODDRST#

17 USB_PN5
17 USB_PP5

R748 8.2K_J 0402

R751 ATAPUEN 6.2K_F 0402

22 ATA_EN

R752 22_J 0402

R753 22_J 0402

R755 22_J 0402

R756 82_J 0402

R757 82_J 0402

R745 82_J 0402 RP62 33 0404_4P2R

RP63 33 0404_4P2R

R747 33_J 0402

R749 33_J 0402

R743 10K_J 0201

R744 10K_J 0201

ATAPUEN

P_INTRQ
P_DA0
P_DA1
P_CS0#
P_CS1#
P_DA2
ARESET# D

R750 NC_10K_J 0402 +5VRUN_ODD

R835 NC_10K_J 0402 +3VSUS

PVT 3/25 Reserve the Power Source to +3VSUS by MOR

+5VRUN_ODD

R837 NC_0_J 0402
R836 10K_J 0402

D23 SCS500V-40-LF

ARESET# D
ATA_RESET#

PVT 3/27 Add the power leakage solution

07'0924:
For part not approve,Change

R754 NC_1K_J 0402

R774 1K_J 0402

R758 5.6K_J 0402

R759 10K_J 0201

R760 1.5K_J 0402

R761 1.5K_J 0402

U44 EEPROM_SOP-8_256x8 HT24LC02

A2 A1 A0 VSS SDA SCL WP VCC

ODD_A2

ARESET# R776 0_J 0201 ARESET# R

R777 NC_10K_J 0201

C865 0.1U_6.3V_K 0201_X5R

+3VSUS

PVT 3/25 Add TP for ARESET#_R

TP283 tpc40b_50 ARESET# R

*Layout Note:
Please place these Series R close IC Pin

0404_4P2R

RP64 DD1 DD2 P_DD1 P_DD2
RP65 DD0 DD3 P_DD0 P_DD3
RP66 DD4 DD5 P_DD4 P_DD5
RP67 DD6 DD7 P_DD6 P_DD7
RP68 DD8 DD9 P_DD8 P_DD9
RP69 DD10 DD11 P_DD10 P_DD11
RP70 DD12 DD13 P_DD12 P_DD13
RP71 DD14 DD15 P_DD14 P_DD15

32 P_DD[0..15] P_DD[0..15]

32 P_CS0# P_CS0#
32 P_DA0 P_DA0
32 P_DA1 P_DA1
32 P_INTRQ P_INTRQ
32 P_IORDY P_IORDY
32 P_DIOW# P_DIOW#
32 P_CS1# P_CS1#
32 P_DA2 P_DA2
32 P_DMARQ P_DMARQ
32 P_DIOR# P_DIOR#
32 P_DMACK# P_DMACK#
32 ATA_RESET# ATA_RESET#

07'0928:
Follow FAE suggestion,connect ARESET# instead of GND.
CY7C68300 Ver. A has issue: EEPROM Data will lost.

07'08/30(follow demo SCH):
1.Address : '100';
2.WP connect to ARESET#

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: USB 2.0 to PATA ODD (CY7C68300C-56LFXC)

Size: A3 | Document Number: M760 | Rev: 1.0

Date: Thursday, March 27, 2008 | Sheet 43 of 89

PVT 3/18 Change back to DVT1 solution



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: Status LED		
Size: A	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 44 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Touch Pad	
Size A	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 45 of 89	

HW THERMAL PROTECTION



HW thermal shut down tempature setting
100 celcius degree. Put Near CPU .

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	HW Thermal Protection	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 46 of 89	

FAN



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: FAN		
Size: Custom	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 47 of 89	



GMCH/VGA SENSOR
G781P8f



SM bus Address
1001 1000 (G781)

Place Thermal-Sensor near NB

CPU/GMCH/DDR SENSOR
EMC1402-2-ACZL



SM bus Address
1001 1010 (EMC1402)
DDR_ALERT#

Place Thermal-Sensor near DDR

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Thermal-Sensor	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 48 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Power Design Diagram	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 49 of 89	


PVT 03/21 For EMI Solution
PVT 03/12 For Power Team Design Changed
ACP and ACN connections must be make using Kelvin-sense connections
PVT 03/21 For EMI Solution Change to BT+
8A
10A
PVT 03/21 For EMI Solution
PVT 03/11 For EMI DVT1 Solution Change to BT+_L
PVT 3/25 PQ6 and PQ8 Change to 17-S13424B-DV00 for PUR suggestion
PVT 03/17 Power Team Battery UVP Protection Solution
SRP and SRN connections must be make using Kelvin-sense connections
charge current set table:
Charge Current | CHARGE_CTRL Voltage setting | Battery Temperature
1.5A | 3.06V |
1A | 2.04V |
300mA | 0.72V |
0A | 0V | T> 60 ℃ or T< 0 ℃
VREF=3.3V->VDAC
Vbat=cell count*[4V+0.5*(Vadj/Vvadc)]=12.48V
(Vbat=4.2V when Vadj connected to REGN)
Icharge=(Vsrset/Vvdac)*(0.1/PR15)=1.5A
Iadapter=(Vacset/Vvdac)*(0.1/PR4)=4.1A
IADAPT=(Vacp - Vacn)*20
Input OCP: (VACP-VACN)max/PR2=100mV/20mohm=5A
Input OVP : 22.2V
Input UVP : 17V
Battery OCP : Icharge*145%
Battery OVP : Vbat*104%
Pre-charge : <2.9V/cell ===> Icharge/8
Battery OTP : Tshut=155 degree
Fsw : 300KHz
Time that input current limit :
t=(Cacop*2)/(18uA/V*V(PVCC-ACP))=0.48s
ENCHG# : Enable ==> L
Disable ==> H
ACGOOD# : Vacdet > 2.4V ==> L
Vacdet < 2.4V ==> H
CELLS | CELL COUNT
FLOAT | 2
AGND | 3
VREF | 4
TABLE 1
 | CP | PWRLIMIT | Input OCP(Iadapter*1.5)
90W | 4.4A/85W | 4.5A/87W | 5A*150%
75W | 3.49A/78W | 3.64A/71W | 3.49A*150%
Battery CONN.
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title DCIN&Charger
Size A3
Document Number M760
Rev 1.0
Date: Thursday, March 27, 2008
Sheet 50 of 89



FOXCONN

HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	**DISCHARGE CIRCUIT**	
Size: A	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 51 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	**Identify IC**	
Size A	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 52 of 89	



TON	Operating Frequence (+5VALW/+3VALW)
VCC	200KHz/300KHz
REF(OPEN)	400KHz/300KHz
GND	400KHz/500KHz

SKIP#	Operating Mode
GND	Pulse-Skipping
REF	Ultrasonic-Skip
VCC	PWM

L=VOUT(VIN-VOUT)/(VIN*f*LIR*ILOAD(MAX))
Rocp=(Iocp-Iripple/2)*(10*Rds(on))/5u
+5VALW=((PR233/PR235)+1)*VFB1=5.033V

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	SYS Power (+3_3V/+5V)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 53 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	SYS Power(+1_5V/+1_05V)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 54 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Title	DDR2 Power(+1_8V/+0_9V)		
Size A3	Document Number M760		Rev 1.0
Date: Thursday, March 27, 2008	Sheet 55 of 89		


PU6
ISL6266AHRZ-T
Place these CAPS close to FETs
PVT 03/13 Short Jump
PVT 3/21 For EMI Solution
Place this CAP close PJ12
Place these CAPS close to FETs
PVT 3/21 For EMI Solution
3/13 PVT Power Solution- C4 Hang up issue
3/13 PVT Power Solution- C4 Hang up issue
OCP Setting
Switching Frequency = 300KHz
Rfset[kohm]=(P[us]-0.29)*2.33,F=1/P
OCP point = 63.3A
OCP point => Ioc=(Roc*10uA)/Rdroop,Rdroop=2.1mV
Load line adjust =>PR210(greaten
=> load line deepen)
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title CPU_Vcore---ISL6266A
Size A3
Document Number M760
Rev 1.0
Date: Thursday, March 27, 2008
Sheet 56 of 89







FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: Others power plan		
Size: A3	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 57 of 89	



VIINP	90W adaptor
PWRLIMIT	1.8V/87W

adapter max load : 5.7A/3000ms
adapter OCP : 7.5Amax

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title OVP protection

Size	Document Number	Rev
A3	M760	1.0

Date: Thursday, March 27, 2008 Sheet 58 of 89



Power Control	GPIO
PWRCNTL_0	GPIO15
PWRCNTL_1	GPIO20

M86

PWRCNTL_0	PWRCNTL_1	GPU Voltage
0	0	0.9V
0	1	1.1V
1	0	0.95V

M82

PWRCNTL_0	PWRCNTL_1	GPU Voltage
0	0	0.9V
X	X	X
1	0	1.2V

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	VGA Power(+0_9V/+1_2V)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 59 of 89	

FOXCONN

HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: **GMCH Power**

Size	Document Number	Rev
A3	M760	1.0

Date: Thursday, March 27, 2008 Sheet 60 of 89



LID Switch

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: LID SWITCH		
Size: A	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 61 of 89	

INVERTER CONN.



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Inverter	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 62 of 89	

Group1,Group2 should be close

LVDS

Group1 **Group2**





LVDS CONNECTOR



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: LVDS		
Size: A3	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 63 of 89	

This layout is AMD recommend ,Please Follow it!

C734 CA_1U_10V_Y 0603
C374 CA_10U_6.3V_Y 0805_Y5V
C721 CA_1000P_50V_M 0402_X7R
C694 CA_0.01U_25V_M 0402_X7R
C699 CA_0.1U_16V_Y 0402_Y5V
C733 CA_0.1U_16V_Y 0402_Y5V
C732 CA_0.1U_16V_Y 0402_Y5V

+3VRUN

C715 CA_0.1U_16V_Y 0402_Y5V
C693 CA_0.1U_16V_Y 0402_Y5V
C700 CA_0.1U_16V_Y 0402_Y5V
C705 CA_0.01U_25V_M 0402_X7R
C730 CA_1000P_50V_M 0402_X7R
C389 CA_10U_6.3V_Y 0805_Y5V

Data line capacitance to GND need less than 10pF, so those parts need close to HDMI connector

73 ATI_HDMI_TXCA
73 ATI_HDMI_TXCA#
73 ATI_HDMI_D0
73 ATI_HDMI_D0#
73 ATI_HDMI_D1
73 ATI_HDMI_D1#
73 ATI_HDMI_D2
73 ATI_HDMI_D2#
DVT1 12/25 Delete H SKU path (thru PS8101)

9 TMDS_B_CLK# TMDS_B_CLK#
9 TMDS_B_CLK TMDS_B_CLK
9 TMDS_B_DATA0# TMDS_B_DATA0#
9 TMDS_B_DATA0 TMDS_B_DATA0
9 TMDS_B_DATA1# TMDS_B_DATA1#
9 TMDS_B_DATA1 TMDS_B_DATA1
9 TMDS_B_DATA2# TMDS_B_DATA2#
9 TMDS_B_DATA2 TMDS_B_DATA2

U37 CA_PS8101QFN48G null
THERMAL PAD

HDMI_TXC- R
HDMI_TXC+ R
TMDS_D0- R
TMDS_D0+ R
TMDS_D1- R
TMDS_D1+ R
TMDS_D2- R
TMDS_D2+ R

R507 CA_0_J 0201 HDMI_SDA
R508 CA_0_J 0201 HDMI_SCL
PVT 03/11 Change the Path through the repeater for L model

0404_4P2R RP72 CA_0
0404_4P2R RP73 CA_0
0404_4P2R RP74 CA_0
0404_4P2R RP75 CA_0

R481 0_J 0603
R482 0_J 0603
R484 0_J 0603
R485 0_J 0603
R486 0_J 0603
R490 0_J 0603
R491 0_J 0603
R493 0_J 0603

L56 L59 L61 L64
ACM2012H-900-2P-T
NC_90R-100MHZ_0.3A_0.3R

HTX2+ HTX2- HTX1+ HTX1- HTX0+ HTX0- HTXC+ HTXC-

(TMDS inputs equalization control)
PC1,PC0 Configuration
00: 8 dB,
01: 4 dB,
10: 12 dB,
11: 0 dB

RP46 NC_AT_00404_4P2R
RP53 NC_CA_00404_4P2R
HDMI_SDA HDMI_SCL ATI_HDMI_SDA ATI_HDMI_SCL HDMIB_CTRL_DATA HDMIB_CTRL_CLK

ByPass PS8101

CA_499_F R574 0402

HDMIB_CTRL_DATA R568 CA_0_J 0201 HDMIB_SDA_LSF
HDMIB_CTRL_CLK R569 CA_0_J 0201 HDMIB_SCL_LSF
PVT 03/11 Change the Path through the repeater for L model

+3VRUN
PVT 03/11 Stuff R505
R572 CA_2.2K_J 0402 HDMI_PC0
R573 CA_2.2K_J 0402 HDMI_PC1
R505 CA_2.2K_J 0402 HDMI_DDC_EN
R570 CA_2.2K_J 0402 HDMI_RT_EN#

RP76 AT_0 0404_4P2R
RP77 CA_0 0404_4P2R
HDMIB_CTRL_DATA_1 HDMIB_CTRL_CLK_1 ATI_HDMI_SDA 73 ATI_HDMI_SCL 73 HDMIB_CTRL_DATA 8 HDMIB_CTRL_CLK 8

U36 RCLamp0524P.TCT null
HDMI_SCL HDMI_SDA HDMI_DET_5

+3VRUN
R766 CA_5.76K_F 0402
R504 AT_2.2K_J 0402
R518 AT_2.2K_J 0402
R567 AT_0_J 0201 ATI_HDMI_DET_3 65,73
Q34B 2N7002DW-7-F
PVT 03/11 Change to EVT2 Solution
HDMI_DET_5
Q34A 2N7002DW-7-F
TMDS_B_HPD# 9
TMDS_B_HPD# = 900mV
R510 CA_2.2K_J 0402

RP55 AT_0 0404_4P2R HDMI_TXC- HDMI_TXC+ ATI_HDMI_TXCA ATI_HDMI_TXCA#
RP57 AT_0 0404_4P2R TMDS_D0- TMDS_D0+ ATI_HDMI_D0 ATI_HDMI_D0#
RP59 AT_0 0404_4P2R TMDS_D1- TMDS_D1+ ATI_HDMI_D1 ATI_HDMI_D1#
RP61 AT_0 0404_4P2R TMDS_D2- TMDS_D2+ ATI_HDMI_D2 ATI_HDMI_D2#

R276 AT_499_F 0402
R275 AT_499_F 0402
R268 AT_499_F 0402
R266 AT_499_F 0402
R265 AT_499_F 0402
R263 AT_499_F 0402
R257 AT_499_F 0402
R255 AT_499_F 0402

+5VRUN
Q13 AT_2N7002EPT

PVT 03/11 Change the Path through the repeater for L model
+3VRUN
+5VRUN
D11 BAS316
R513 NC_CA_0_J 0402
R512 AT_1K_J 0402
R531 AT_1K_J 0402
R515 2.2K_J 0402
R538 2.2K_J 0402
R511 2.2K_J 0402
R506 2.2K_J 0402
Q35A AT_UPA672T-T1-A
Q35B AT_UPA672T-T1-A
HDMIB_CTRL_CLK_1 HDMIB_CTRL_DATA_1 HDMI_SCL HDMI_SDA

+5VRUN
F3 16V-0.25_1206 SMD1206P025TF
Q57 SI2301BDS-T1-E3
+5VRUN_L188 +5VRUN_F
C908 NC_0.1U_16V_M 0402_X5R
R831 10K_J 0402
D18 NC_SSM22LLPT null
R497 NC_0_J 0603
HDMI_CEC_CTRL
19,22 PM_SLP_S3#
Q58 DTC144EUA
+5VRUN_L188
L65 33R-100MHZ_0805 BCMS201209A330
TP92 26MIL
PVT 03/27 Modify HDMI 5V Voltage Drop Solution as M770
HDMI_+5VRUN
HDMI_DET_5
C670 0.1U_16V_K 0402_X7R
R496 100K_J 0402

CN21 HDMI_19P FOX_QJ5119L-NK03-4F
PTH1 PTH2 PTH3 PTH4
HTX2+ HTX2- HTX1+ HTX1- HTX0+ HTX0- HTXC+ HTXC-
HDMI_CEC HDMI_SCL HDMI_SDA HDMI_+5VRUN HDMI_DET_5

FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	HDMI	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 64 of 89	


73 ATI_DAC1RED
R422 AT_0_J 0201
9 GM_RED
R412 CA_0_J 0201
VGA_RED
73 ATI_DAC1GREEN
R423 AT_0_J 0201
9 GM_GREEN
R413 CA_0_J 0201
VGA_GREEN
73 ATI_DAC1BLUE
R424 AT_0_J 0201
9 GM_BLUE
R414 CA_0_J 0201
VGA_BLUE
72,73 ATI_DAC1VSYNC
R101 AT_0_J 0201
9 GM_VSYNC
R93 CA_0_J 0201
VGAVSYNC
72,73 ATI_DAC1HSYNC
R100 AT_0_J 0201
9 GM_HSYNC
R92 CA_0_J 0201
HSYNC_IN
+3VRUN
C639 0.1U_16V_Y 0402_Y5V
R472 2.2K_J 0402
73 ATI_CRT_SCL
R203 AT_0_J 0201
9 GM_DDCCLK
R206 CA_0_J 0201
C638 0.1U_16V_Y 0402_Y5V
R471 2.2K_J 0402
73 ATI_CRT_SDA
R201 AT_0_J 0201
9 GM_DDCDATA
R188 CA_0_J 0201
+5VRUN
C644 0.1U_16V_Y 0402_Y5V
U8
VCC_VIDEO
VCC_DDC
J_RED
J_BLUE
J_GREEN
VIDEO_1
VIDEO_2
VIDEO_3
VCC_SYNC
BYP
DDC_IN1
DDC_IN2
SYNC_IN1
SYNC_IN2
DDC_OUT1
DDC_OUT2
SYNC_OUT1
SYNC_OUT2
GND
MB_DDCCLK
MB_DDCDATA
HSYNC_IN
VGAVSYNC
CM2009-02QR
+3VRUN
C261 0.1U_16V_M 0402_X5R
D_SHIFT_+5VRUN
C221 0.1U_16V_Y 0402_Y5V
A3003 C265 0.1U_16V_M 0402_X5R
MB_CRT_DDCCLK_R
MB_CRT_DDCDATA_R
PR_VGA_HSYNC
AVSYNC
PR_VGA_HSYNC
R463 39_J 0402
HSYNC13
C620 12P_50V_K_N 0402
AVSYNC
R460 39_J 0402
VSYNC14
C609 12P_50V_K_N 0402
Semi-PnP
+3VRUN
R469 10K_J 0402
C279 0.1U_6.3V_K 0201_X5R
U9
VGA_CRT_DET#
(CRT)
64,73 ATI_HDMI_DET_3
(HDMI)
MB_CRT_DET# 22
MC74VHC1G86DFT2G
R767 CA_10K_J 0402
VGA_CRT_DET#
Q11
22 EN_EXT_DEV_SENSE
DTC144EUA
D9 BAT54SPT
+3VRUN
D_SHIFT_+5VRUN
R479 2.2K_J 0402
R475 0_J 0402
MB_CRT_DDCCLK
MB_CRT_DDCCLK_R
C648 220P_50V_J_N 0402
For EMI
D_SHIFT_+5VRUN
R476 2.2K_J 0402
R477 0_J 0402
MB_CRT_DDCDATA
MB_CRT_DDCDATA_R
C645 220P_50V_J_N 0402
PVT 3/21 EMI Request
CRT CONNECTOR
VGA_RED
L23 120R-100MHZ_0603 EBMS160808A121
R164 150_F 0402
C211 NC_10P_50V_J_N 0402
C210 10P_50V_J_N 0402
73 ATI_DAC1RED_RB
R429 NC_AT_37.4_F 0402
VGA_GREEN
L21 120R-100MHZ_0603 EBMS160808A121
R153 150_F 0402
C200 NC_10P_50V_J_N 0402
C199 10P_50V_J_N 0402
73 ATI_DAC1GREEN_GB
R430 NC_AT_37.4_F 0402
VGA_BLUE
L19 120R-100MHZ_0603 EBMS160808A121
R148 150_F 0402
C179 NC_10P_50V_J_N 0402
C178 10P_50V_J_N 0402
73 ATI_DAC1BLUE_BB
R431 NC_AT_37.4_F 0402
D_SHIFT_+5VRUN
D10 null SSM22LLPT
+5VRUN
F2 6V-1.1A_1206 SMD1206P110TF
J_RED
J_GREEN
J_BLUE
CRT_+5VRUN
VGA_CRT_DET#
CN20
MB_CRT_DDCDATA
HSYNC13
VSYNC14
MB_CRT_DDCCLK
D-SUB_15P
FOX_DZ11A91-SB281-4F
C80 NC_15P_50V_K_N 0402
VGA_GREEN
C79 NC_15P_50V_K_N 0402
VGA_BLUE
C81 NC_15P_50V_K_N 0402
VGA_RED
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title
CRT
Size
A3
Document Number
M760
Rev
1.0
Date:
Thursday, March 27, 2008
Sheet
65
of
89



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	AUDIO(CODEC)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 66 of 89	



Q42 for 1.5V power level

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	AUDIO (MUTE)	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 67 of 89	





FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	AUDIO POWER	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 68 of 89	



SPEAKER AMP

	GAIN0	GAIN1
6 dB	0	0
10 dB	0	1
15.6 dB	1	0
21.6 dB	1	1

FOXCONN — HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	AUDIO SPEAKER AMP	
Size: A3	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 69 of 89	







For Mor request,add the speaker cable short protection circuit

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	AUDIO SPEAKER CONNECTOR	
Size B	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 70 of 89	



FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	VGA (PCI EXPRESS) 1 OF 6	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 71 of 89	



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (SEE NOTE 1)	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING (0: 50% Tx output swing, 1: Full Tx output swing)	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS NOT MUXED OUT	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	1
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X X
VIP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0
BIF_VGA DIS	PSYNC	VGA ENABLED	O
BIF_HDMI_EN	HSYNC	HDMI ENABLE (SEE NOTE 2)	X
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X
BIF_GEN2_EN_A	GPIO_5	1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on	0
DEBUG_ I2C_ENABLE	GPIO_6	Disable DEBUG_I2C	0

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: VGA (STRAP) 2 OF 6

Size: A3 | Document Number: M760 | Rev: 1.0

Date: Thursday, March 27, 2008 | Sheet 72 of 89


U30B
PART 2 OF 7
VIP / I2C
MULTI_GFX EXTERNAL TMDS
INTEGRATED TMDS/DP
GENERAL PURPOSE I/O
DAC1
DAC2
DDC DP AUX
PLL CLOCKS
THERMAL
AT_M86-ME LP
null
IF HOT PLUG DETECT IS NOT REQUIRED REMOVE ALL THIS LOGIC EXCEPT FOR 100K PULL DOWN
PLACE OR RESISTORS CLOSE TO ASIC
OPTIONAL STRAP TO GROUND FOR R/B,G/B,B/B SEE DAC1_RGB SHEET
OPTIONAL STRAP TO GROUND FOR R2B,G2B,B2B SEE DAC2_RGB SHEET
DAC2 CAN BE TV SIGNALS (C,Y,COMP) OR SECONDARY CRT (R2,B2,G2 SIGNALS AS CONTROLLED BY AN INTERNAL MUX
3.3V TO 5V LEVEL SHIFT LOGIC REQUIRED
IF DDC1,DDC2 USED ON M8x OR DDC1,DDC2,DDC3 USED ON M7x
DDC3,DDC4 ARE 5V TOLERANT ON M8x
DEPENDING ON OSC USED SELECT VOLTAGE DIVIDER RESISTOR VALUES C AND B TO ENSURE XTALIN VOLTAGE LEVEL OF 1.8V
Tis chip can use MK1726 or P1819B
R? place near GPU
R? place near Spectrum chip
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title VGA (I/O) 3 OF 6
Size A2
Document Number M760
Rev 1.0
Date: Thursday, March 27, 2008
Sheet 73 of 89


U30C
Part 3 of 7
MEMORY INTERFACE A
AT_M86-ME LP
null
77 FBAD[0:63]
FBAD0 P27
FBAD1 P28
FBAD2 P31
FBAD3 P32
FBAD4 M27
FBAD5 K29
FBAD6 K31
FBAD7 K32
FBAD8 M33
FBAD9 M34
FBAD10 L34
FBAD11 L35
FBAD12 J33
FBAD13 J34
FBAD14 H33
FBAD15 H34
FBAD16 K27
FBAD17 J29
FBAD18 J30
FBAD19 J31
FBAD20 F29
FBAD21 F32
FBAD22 D30
FBAD23 D32
FBAD24 G33
FBAD25 G34
FBAD26 G35
FBAD27 F34
FBAD28 D34
FBAD29 C34
FBAD30 C35
FBAD31 B34
FBAD32 C24
FBAD33 B24
FBAD34 B23
FBAD35 A23
FBAD36 C21
FBAD37 B21
FBAD38 C20
FBAD39 B20
FBAD40 J22
FBAD41 H22
FBAD42 F22
FBAD43 D21
FBAD44 J19
FBAD45 G19
FBAD46 F19
FBAD47 D19
FBAD48 C19
FBAD49 B19
FBAD50 A19
FBAD51 B18
FBAD52 C16
FBAD53 B16
FBAD54 C15
FBAD55 A15
FBAD56 H18
FBAD57 F18
FBAD58 E18
FBAD59 D18
FBAD60 J17
FBAD61 G15
FBAD62 E15
FBAD63 D15
DQA_0 DQA_1 DQA_2 DQA_3 DQA_4 DQA_5 DQA_6 DQA_7 DQA_8 DQA_9 DQA_10 DQA_11 DQA_12 DQA_13 DQA_14 DQA_15 DQA_16 DQA_17 DQA_18 DQA_19 DQA_20 DQA_21 DQA_22 DQA_23 DQA_24 DQA_25 DQA_26 DQA_27 DQA_28 DQA_29 DQA_30 DQA_31 DQA_32 DQA_33 DQA_34 DQA_35 DQA_36 DQA_37 DQA_38 DQA_39 DQA_40 DQA_41 DQA_42 DQA_43 DQA_44 DQA_45 DQA_46 DQA_47 DQA_48 DQA_49 DQA_50 DQA_51 DQA_52 DQA_53 DQA_54 DQA_55 DQA_56 DQA_57 DQA_58 DQA_59 DQA_60 DQA_61 DQA_62 DQA_63
MVREFDA N35
MVREFSA N34
NC_3 AM34
MAA_0 C27 FBA_A0
MAA_1 B28 FBA_A1
MAA_2 B27 FBA_A2
MAA_3 G26 FBA_A3
MAA_4 F27 FBA_A4
MAA_5 E27 FBA_A5
MAA_6 D27 FBA_A6
MAA_7 J27 FBA_A7
MAA_8 E29 FBA_A8
MAA_9 C30 FBA_A9
MAA_10 F26 FBA_A10
MAA_11 A27 FBA_A11
MAA_A12 G27 FBA_A12
MAA_BA2 D26 FBA_BA2
MAA_BA0 C28 FBA_BA0
MAA_BA1 B29 FBA_BA1
FBA_A[0..12] 77
FBA_BA2 77
FBA_BA0 77
FBA_BA1 77
DQMAB_0 M29 FBADQM0
DQMAB_1 K33 FBADQM1
DQMAB_2 G30 FBADQM2
DQMAB_3 E33 FBADQM3
DQMAB_4 C22 FBADQM4
DQMAB_5 H21 FBADQM5
DQMAB_6 C17 FBADQM6
DQMAB_7 G17 FBADQM7
FBADQM[7..0] 77
write strobe
QSA_0 M30 FBARDQS0
QSA_1 K34 FBARDQS1
QSA_2 G31 FBARDQS2
QSA_3 E34 FBARDQS3
QSA_4 B22 FBARDQS4
QSA_5 F21 FBARDQS5
QSA_6 B17 FBARDQS6
QSA_7 D17 FBARDQS7
FBARDQS[7..0] 77
read strobe
QSA_0B M31 FBAWDQS0
QSA_1B K35 FBAWDQS1
QSA_2B G32 FBAWDQS2
QSA_3B E35 FBAWDQS3
QSA_4B A22 FBAWDQS4
QSA_5B F21 FBAWDQS5
QSA_6B A17 FBAWDQS6
QSA_7B E17 FBAWDQS7
FBAWDQS[7..0] 77
ODTA0 C31 FBA_ODTA0 1 TP89
ODTA1 C25 FBA_ODTA1 1 TP87
CLKA0 A33 FBA_CLK0
CLKA1 A26 FBA_CLK1
FBA_CLK0 77
FBA_CLK1 77
CLKA0B B33 FBA_CLK0#
CLKA1B B26 FBA_CLK1#
FBA_CLK0# 77
FBA_CLK1# 77
RASA0B A31 FBA_RASA0#
RASA1B D24 FBA_RASA1#
FBA_RASA0# 77
FBA_RASA1# 77
CASA0B C32 FBA_CASA0#
CASA1B H26 FBA_CASA1#
FBA_CASA0# 77
FBA_CASA1# 77
CSA0B_0 A30 FBA_CSA0_0#
CSA0B_1 B30 FBA_CSA0_1#
FBA_CSA0_0# 77
FBA_CSA0_1# 77
CSA1B_0 G24 FBA_CSA1_0#
CSA1B_1 H24 FBA_CSA1_1#
FBA_CSA1_0# 77
FBA_CSA1_1# 77
CKEA0 B31 FBA_CKEA0
CKEA1 F24 FBA_CKEA1
FBA_CKEA0 77
FBA_CKEA1 77
WEA0B C29 FBA_WEA0#
WEA1B D22 FBA_WEA1#
FBA_WEA0# 77
FBA_WEA1# 77
+1_8VRUN
R170 AT_40.2_F 0402
R173 AT_100_F 0402
C215 AT_0.1U_16V_M 0402
R182 AT_40.2_F 0402
R183 AT_100_F 0402
C240 AT_0.1U_16V_M 0402
DIVIDER RESISTORS | DDR2 | DDR3
MVREF TO 1.8V | 100R | 40.2R
MVREF TO GND | 100R | 100R
U30G
Part 4 of 7
MEMORY INTERFACE B
AT_M86-ME LP
null
78 FBCD[0:63]
FBCD0 H15
FBCD1 G14
FBCD2 E14
FBCD3 D14
FBCD4 H12
FBCD5 G12
FBCD6 F12
FBCD7 D10
FBCD8 B13
FBCD9 C12
FBCD10 B12
FBCD11 B11
FBCD12 C9
FBCD13 B9
FBCD14 A9
FBCD15 B8
FBCD16 J10
FBCD17 H10
FBCD18 F10
FBCD19 D9
FBCD20 G7
FBCD21 G6
FBCD22 F6
FBCD23 D6
FBCD24 C8
FBCD25 C7
FBCD26 B7
FBCD27 A7
FBCD28 B5
FBCD29 A5
FBCD30 C4
FBCD31 B4
FBCD32 M3
FBCD33 M2
FBCD34 N2
FBCD35 N1
FBCD36 R3
FBCD37 R2
FBCD38 T3
FBCD39 T2
FBCD40 M8
FBCD41 M7
FBCD42 P5
FBCD43 P4
FBCD44 R9
FBCD45 R8
FBCD46 R6
FBCD47 U4
FBCD48 U3
FBCD49 U2
FBCD50 U1
FBCD51 V2
FBCD52 Y3
FBCD53 Y2
FBCD54 AA2
FBCD55 AA1
FBCD56 U9
FBCD57 U7
FBCD58 U6
FBCD59 V4
FBCD60 W9
FBCD61 W7
FBCD62 W6
FBCD63 W4
DQB_0 DQB_1 DQB_2 DQB_3 DQB_4 DQB_5 DQB_6 DQB_7 DQB_8 DQB_9 DQB_10 DQB_11 DQB_12 DQB_13 DQB_14 DQB_15 DQB_16 DQB_17 DQB_18 DQB_19 DQB_20 DQB_21 DQB_22 DQB_23 DQB_24 DQB_25 DQB_26 DQB_27 DQB_28 DQB_29 DQB_30 DQB_31 DQB_32 DQB_33 DQB_34 DQB_35 DQB_36 DQB_37 DQB_38 DQB_39 DQB_40 DQB_41 DQB_42 DQB_43 DQB_44 DQB_45 DQB_46 DQB_47 DQB_48 DQB_49 DQB_50 DQB_51 DQB_52 DQB_53 DQB_54 DQB_55 DQB_56 DQB_57 DQB_58 DQB_59 DQB_60 DQB_61 DQB_62 DQB_63
MVREFDB B14
MVREFSB A13
TESTEN AM30
TEST_MCLK AA3
TEST_YCLK AA7
MEMTEST AA5
PLLTEST AH19
MAB_0 H2 FBC_A0
MAB_1 H3 FBC_A1
MAB_2 J3 FBC_A2
MAB_3 J5 FBC_A3
MAB_4 J4 FBC_A4
MAB_5 J6 FBC_A5
MAB_6 C6 FBC_A6
MAB_7 J9 FBC_A7
MAB_8 F3 FBC_A8
MAB_9 F4 FBC_A9
MAB_10 J1 FBC_A10
MAB_11 J2 FBC_A11
MAB_A12 J7 FBC_A12
MAB_BA2 F1 FBC_BA2
MAB_BA0 G2 FBC_BA0
MAB_BA1 G3 FBC_BA1
FBC_A[0..12] 78
FBC_BA2 78
FBC_BA0 78
FBC_BA1 78
DQMBB_0 D12 FBCDQM0
DQMBB_1 C10 FBCDQM1
DQMBB_2 E7 FBCDQM2
DQMBB_3 C6 FBCDQM3
DQMBB_4 P3 FBCDQM4
DQMBB_5 R4 FBCDQM5
DQMBB_6 W3 FBCDQM6
DQMBB_7 V8 FBCDQM7
FBCDQM[7..0] 78
write strobe
QSB_0 J14 FBCRDQS0
QSB_1 B10 FBCRDQS1
QSB_2 F9 FBCRDQS2
QSB_3 B6 FBCRDQS3
QSB_4 P2 FBCRDQS4
QSB_5 P8 FBCRDQS5
QSB_6 W2 FBCRDQS6
QSB_7 V6 FBCRDQS7
FBCRDQS[7..0] 78
read strobe
QSB_0B H14 FBCWDQS0
QSB_1B A10 FBCWDQS1
QSB_2B E9 FBCWDQS2
QSB_3B A6 FBCWDQS3
QSB_4B P1 FBCWDQS4
QSB_5B P7 FBCWDQS5
QSB_6B W1 FBCWDQS6
QSB_7B V5 FBCWDQS7
FBCWDQS[7..0] 78
ODTB0 D2 FBC_ODTB0 1 TP90
ODTB1 K5 FBC_ODTB1 1 TP80
CLKB0 A3 FBC_CLK0
CLKB1 K1 FBC_CLK1
FBC_CLK0 78
FBC_CLK1 78
CLKB0B B3 FBC_CLK0#
CLKB1B K2 FBC_CLK1#
FBC_CLK0# 78
FBC_CLK1# 78
RASB0B D3 FBC_RASB0#
RASB1B K7 FBC_RASB1#
FBC_RASB0# 78
FBC_RASB1# 78
CASB0B C1 FBC_CASB0#
CASB1B K4 FBC_CASB1#
FBC_CASB0# 78
FBC_CASB1# 78
CSB0B_0 E1 FBC_CSB0_0#
CSB0B_1 E2 FBC_CSB0_1#
FBC_CSB0_0# 78
FBC_CSB0_1# 78
CSB1B_0 L3 FBC_CSB1_0#
CSB1B_1 M4 FBC_CSA1_1#
FBC_CSB1_0# 78
FBC_CSA1_1# 78
CKEB0 E3 FBC_CKEB0
CKEB1 K8 FBC_CKEB1
FBC_CKEB0 78
FBC_CKEB1 78
WEB0B F2 FBC_WEB0#
WEB1B M6 FBC_WEB1#
FBC_WEB0# 78
FBC_WEB1# 78
DRAM_RST AA4 MEM_RST# 77,78
+1_8VRUN
R218 AT_40.2_F 0402
R212 AT_100_F 0402
C272 AT_0.1U_16V_M 0402_X5R
R124 AT_1K_J 0402
R140 AT_4.7K_J 0402
R145 AT_4.7K_J 0402
R150 AT_240_F 0402
+PLLTEST
TP47
R217 AT_40.2_F 0402
R213 AT_100_F 0402
C273 AT_0.1U_16V_M 0402
R151 AT_4.7K_J 0402
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title VGA (MEMORY BUS) 4 OF 6
Size Custom
Document Number M760
Rev 1.0
Date: Thursday, March 27, 2008
Sheet 74 of 89

This layout is AMD recommend ,Please Follow it!



TXCLK =U=EVEN
TXOUT=U=EVEN
TXCLK =L=ODD
TXOUT=L=ODD

FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	VGA (LVDS) 5 OF 6	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 75 of 89	


VDDR1+VDDRHA
M71-S 1.1A(GDDR3 VRAM)
Close Q8
Require a power good signal
Optional RC network
to fine tune power sequence
Place all decoupling caps close to the ASIC and RUN
dedicated traces from ASIC pins to join the ground
plane with one VIA at the cap
U30D
PART 5 OF 7
Memory I/O
PCI-Express
Internal I/O
POWER
Core
Memory I/O Clock
Misc Bals
AT_M86-ME LP
null
U30E
Part 6 of 7
PCI-Express GND
CORE GND
AT_M86-ME LP
null
Q8 AT_CHT2301PT
Q10 AT_ME2N7002E
Q7A AT_2N7002SPT
Q7B AT_2N7002SPT
Q9 AT_CHT2301PT
U28 AT_MAX1673ESA
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title VGA (POWER) 6 OF 6
Size A2
Document Number M760
Rev 1.0
Date: Thursday, March 27, 2008
Sheet 76 of 89


U34
U35
+1_8VRUN
L66
L32
AT_120R-100MHZ_0603
EBMS160808A121
FBA_VDDA1
FBA_VDDA2
U3037_ZQ
U3036_ZQ
R517
R527
AT_243_F
0402
AT_SDRAM_PG-TFBGA-1_1G
null
R66,R85 (120 ohm-360 ohm)
240 ohm --> Output impedence 40 ohm
VRAM_VREF is 70%FBVDDQ for GDDR3 1.26V
VRAM_VREF is 70%FBVDDQ for GDDR3 1.26V
R498
R503
R514
R240
AT_2.37K_F
R495
R501
R509
R239
AT_5.49K_F
R244
R526
R243
R523
R247
R522
R246
R519
R245
R524
R249
R250
R520
R521
R242
R525
AT_120_J
AT_60.4_F
FBA_A[12..0] 74
FBAD[0:63] 74
FBADQM[7..0] 74
FBARDQS[7..0] 74
FBAWDQS[7..0] 74
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title
VRAM (GDDR3) 1 OF 3
Size
A3
Document Number
M760
Rev
1.0
Date:
Thursday, March 27, 2008
Sheet
77
of
89


U33
U32
+1_8VRUN
L30
L18
M86_120R-100MHZ_0603
EBMS160808A121
FBC_VDDA1
FBC_VDDA2
M86_SDRAM_PG-TFBGA-1_1G
null
U3028_ZQ
U3032_ZQ
R231
R171
M86_243_F
0402
R6,R15(120 ohm-360 ohm)
240 ohm --> Output impedence 40 ohm
VRAM_VREF is 70%FBVDDQ for GDDR3 1.26V
VRAM_VREF is 70%FBVDDQ for GDDR3 1.26V
R500
R227
R207
R142
M86_2.37K_F
VRAM_VREF_5
VRAM_VREF_6
VRAM_VREF_7
VRAM_VREF_8
MEM_RST#
FBC_A[12..0] 74
FBCD[0:63] 74
FBCDQM[7..0] 74
FBCRDQS[7..0] 74
FBCWDQS[7..0] 74
FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division
Title
VRAM (GDDR3) 2 OF 3
Size
A3
Document Number
M760
Rev
1.0
Date:
Thursday, March 27, 2008
Sheet
78
of
89

Place around the VRAM U32





Place around the VRAM U33





Place around the VRAM U35





Place around the VRAM U34





FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	VRAM (POWERBYPASS) 3 OF 3	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 79 of 89	



FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	HOLE	
Size A3	Document Number M760	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 80 of 89	

2007/09/03
P.9:Reverse PCIE I/F
P.39:Change CN17 P/N
P.44:Add Power Button Connector
P.63:Change LVDS Connector P/N

2007/09/05
P.25:Change U14 P/N from Rohm to TI
P.25:Change R333,R335,R338 from 0603 to 0402
P.34:Add R762,R763,C840 for GBRST#

2007/09/07
P35,36 modify netname for MS/SD card
P14,15,16 swap DDR net for layout

2007/09/11
P.4:Delete R11,R14 and change to TP
P.8:Delete R74,R75 and change VGFX_VR_EN to TP
P.8:Delete R76 for double pull high
P.18:Delete R199,R201,Q3A/B
P.19:Change R217 from GPIO12 to GPIO13 (GPIO12 default=GPO,GPIO13 default=GPI)
P.20:Delete C290,C291,C292 and Add TP
P.20:Delete L16,C294,C295 and connect to +1.05V directly
P.22:Change RP25 from S3 power to S0 power
P.33:Delete G-Sensor function
P.35:Change R413-417,R419-423 from 0R to 33R
P.48:Change R442 from 1K to 68R
P.62:Delete R461 for simplify circuit
P.62:Change U29C-9 from VCC to INV_EN_EC
P.63:Delete R470,R471 for simplify circuit
P.63:Add C853,C854

2007/09/13
P.5:Add C855-C866 for reserved

2007/09/14
P.8:Delete R70 (Unuse) and add TP
P.8:Change R69,R71 from +1_05V to GND
P.9:Add R771-773 for H/L function
P.11:Delete R127
P.13:Delete all TP in this page
P.17:Delete R144-R146,R148-R160 and Add RP62-RP65
P.17:Delete R175,R,176,R178-R182,US,C242,C244 and change to TP
P.17:Delete SW1,Q1,Q2,R162,R163,R166,R167,R170
P.18:Add R774
P.19:Add R775,R776 for panel ID2,3
P.19:Delete R254,R258,C254 and add TP
P.41:Add R783,R784 for H/L sku option
P.42:Add Q41-Q43,R780-R782,CAPS_LED,NUM_LED,CTRL_LED
P.50:Add PR248 for EC Charging

2007/09/15
P.6:Add R793 for enable SRC3
P.26:Delete R346 (double pull high)
P.26:Delete R779,C337,C338 (Intel WLAN spec)
P.40:Delete R431 (double pull high)
P.66:Change U37 to ALC262D (MOR drop ALC889S)

2007/09/17
P.19:Delete TP91,TP92 and change to CH+,CH-
P.19:Add GPIO18 net:TV_REC
P.22:Delete R309,R310 and change to RUN_ON_TV1,2
P.43:Delete CIR parts and move to TV DB

2007/09/19
P.20:Add R275,R810,R811,U53 for 1.5VALW power needed
P.20:Change VCCHDA from 3V to 1.5V
P.26:Delete SW3 (Move to Media key DB)
P.44:Delete CN26 (Move to Media key DB)
P.50:Add PR254-256,261,262 for power wave adjust
P.54:Add PR253,PR259 for power wave adjust
P.59:Add PR257-258,260 for power wave adjust
P.64:Move R618 from P.73 to here (Close to connector)
P.72:Add R816,R817,R818 for disable use
P.74:Change R650 from 243R to 240R
P.77:Add R812,R813 for 32Mx32Bit RAM config
P.78:Add R814,R815 for 32Mx32Bit RAM config

2007/09/20
Page all:Modify MON_,ATI_ to CA_,AT_
P.11:Delete R116

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: Power Design Diagram		
Size: A3	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 81 of 89	

2007/10/23
P.32:Add PATA ODD power saving feature circuit.
P.18:Delete SATA ODD circuit at SB side.
P.33:Move the WL & BT switch and Status LED signal to MB side.
P.44:Move the Status LED to MB side.
P.26:Move the WL & BT switch to MB side.
P.32:Change ODD from SATA to PATA.

2007/10/24
P.44:Change Status LED type.
P.34:Change the MS/SD LED control signal.
P.36:Change MS/SD LED control signal share one LED.
P.35:Change the MS/SD LED control signal.
P.72:Change the strap pin stuff and NC for defaut M86.
P.06:Use SRC8 for PCIE PATA bridge clock.
P.70:Change Internal speaker connector form HS6204E to HS8204E.

2007/10/29
P.57:Change +1_8VRUN Power control signal to RUN_ON1.
P.51:Change discharge signal to RUN_ON1#
P.73:10/29 Change pull high power to +1_8VRUN for VGA Vref correction.
P.87:Reverse the Function switch connector for EVT1 mistake.

2007/10/30
P.45:Add 22 ohm resistor for countermeasure of possiblepower line short.
P.45:Change PL4 for the Power team test result of EVT1.
P.20:change C420 to 0.47uF for customer schematic review.

P.50:Change Battery charging set table.
P.53:Change PR200 to 0 ohm for the PWM frequency change to 400KHz/500KHz
P.59:Reserve PR209 for VGA_EN/PSV pull low.

2007/10/31
P.25:Change Express card CN10 and CN11 conntor to correct part.
P.56:Change WL conntor CN12 and CN13 to correct part.

2007/11
P.64: Change the net connection of RP46 and RP53 for EVT1 net mistake
P.75:Change the LVDS change net connection for EVT1 net mistake.
P.23:Co-lay R775 with U3,Default is NC.
P.22,35,17:Adjust for clock accuracy.
P.17:Stuff for HDCP function.
P.58:Adjust charger voltage to 12.48V
P.64:Change Q35 value to CA_
P.67:Change Q20 to 2N7002E For solve the EVT1 hang "11" issue.
P.09:Reserve 100 ohm termination resistor at P/N signal, modify layout to shorten the trace stub.
P.27:Update Robson connector type.
P.22:Connect U4 Pin 80 for ODD power saving feature control.
P.59:Change PC158 to 100pF for power team request.
P.18:Intel recommend to add RC delay for SRTCRST# timing.
P.87:Move 150 ohm resistor to power switch cable board.
P.44:Modify schematic for ODD/HDD share the LED.

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: Power Design Diagram		
Size: A2	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 82 of 89	

1/21~1/31
1.P06 - Clk gen - B version ,SL28648BLC
2.P06 - Clk gen - CLK_PCIE_WLAN2#/CLK_PCIE_WLAN2 pin swap
3.P03 - CPU - R26 change to 649ohm
4.P25 - Expresscard - Change path to EXPRESS_CLK_EN#
5.P64 - HMDI - Change D11 to BAS316 for low equal cap value
6.P87 - Ext MIC Jack - Change A_C35, A_C36 to 0402
7.P20 - ICH9(POWER) - Change c415/1UF/X5R
8.P11 - Cantiga(power,vcc) - Connect to Vcc3_3 no filter CA_0ohm (R822) NC C621 and C622
9.P19 - ICH9(GPIO) - Add R823 , If G3 -> S5 WOL is not supported, GPIO9/WOL_EN can be connected to ground
10.P58 - OVP Protection - Power Limit Protect Setting 90W for AT - Stuff PR24 / PR22 ,75W for CA - Stuff PR218 / PR219
11.P58 - OVP Protection - Power Limit Protect Setting Bom change to +5VALW_LDO
12.P19 - ICH9-M(GPIO) CRT ID - 111 , 15.4" LCD change to 000
13.P50 - DCIN/ Charger - Total Power Setting PR12 AT_22K fot 90W,PR220 CA_44.2K for 75W
14.P26/P40 - BT - CN22 Pin6 as BT_LED MNI PCIE LAN - Q5 pin1 change to BT_LED and add pull low R824
15.P66 - HP Jack - Revised the net name to HP_R_1/HP_L_1
16.P69 - Audio Amp - Add R825 for reserved
17.P28 - TV tuner - Reserved the CAP17 for TV Power
18.P26 - Mini PCIE WLAN - Reserved the CAP16 for WLAN Power
19.P22 - ECWPC775 - Add the diode D21/D22 to prevent the leakage
20.P69 - Audio Amp - U19 Change to G1431F2U,TSSOP-20(FD),2W Stereo Audio Amplifier
21.P54 - Sys power +1_05V PJ1 Delete
22.P17 - ICH9M - U14 BOM Changed from W25X80VSSIG to W25X80AVSSIG
23.P23 - ICH9M - U23 BOM Changed from W25X16VSSIG to W25X16AVSSIG
24.P80 - Hole - Confirm ME, Delete H23
25.P25 - Expresscard - Revised CN10 Symbol footprint
26.P48 - Thermal Sensor - Reserved the EMC1402 workaround - OVT_EC# for Output Glitch on THERM# Pin During Power Up. (Vendor Suggestion)
27.P42 - Keyboard Connector- LED Display Brightness change R367,R368,R369 - 150ohm to 75ohm
28.P44 - Status LED - Change vendor of LED2 and LED3
29.P70 - Audio SPK Connector - Revised cable short schematic -Dummy Q53/Q54/R707/R708
30.P69 - Audio Amp - U19 pin10 change to 2.2uF for C468/C902/C903/C904
31.P88 - Function SW - M_C1~M_C9 change to 100pF
32.P64 - HMDI - Add MOS switch path and H/L bridge
33.P19 - ICH9M - Add Panel ID Jumpers R828/R829/R830
34.P26 - BT - Comment change BT_ON:Active S0 ,S3
35.P58 - OVP - PJ15 change to PR10.2 as MOR request

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: Power Design Diagram		
Size: A2	Document Number: M760	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 83 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	B2B Conn	
Size A3	Document Number M760 AUSB DB (CNX-409)	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 84 of 89	



FOXCONN
HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: USB Port		
Size: Custom	Document Number: M760 AUSB DB (CNX-409)	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 85 of 89	



FOXCONN	HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division	
Title: Head Phone Jack		
Size: A3	Document Number: M760 AUSB DB (CNX-409)	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 86 of 89	



FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	Ext MIC Jack	
Size A3	Document Number M760 AUSB DB (CNX-409)	Rev 1.0
Date: Thursday, March 27, 2008	Sheet 87 of 89	

S1 (Short Cut)



VOL-



VOL+



STOP



PLAY/PAUSE



FR



FF



AV MODE









Power Button Connector



Media Key Connector

FOXCONN	HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title: Function SW		
Size: A3	Document Number: M760 MEDIA DB (SWX-287)	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 88 of 89	

3/13~3/15
-P52. PU5 change part number to 15-R5G0500-0000
-P64. Stuff R505 for U37 HDMI_DCC_EN enable
-P20. C380 and C378 change to 1C-2B20104-M000
-P64. Delete Q35 and R152 ,R531 of L SKU
-P64. Stuff R507 ,R508 R568 and R569
-P59. Add PR221 for M82 PowerPlay Control
-P59. Change PR179 from 16.9K to 19.6Kohm
-P66. P64. Q34 and Q40 change to EVT2 solution
-P50. PC4 change net to BT+_L for EMI request
-P50. Add C906 and C907 for EMI request
-P50. Change PR4 to 1R-200015T-FJ00
-P50. Add PR222 and PR223 for Power Team Solution
-P32. Change ODD_DP# pin to pin23
-P20. For Engery Star Dummy U15 and R315,R314 and Stuff U47 ,C900 and C901
-P72. Change VRAM Strap pin to Q256M 32x32
-P70. Add R832/R833 for MOR request -cable short function
-P64. Add Q57 and Q58 for HDMI 5V Votage Drop Solution and Dummy D18
-P43. Add R834 +5VRUN_ODD Path 0ohm

Title: PVT History		
Size: A	Document Number: **M760**	Rev: 1.0
Date: Thursday, March 27, 2008	Sheet 89 of 89	