

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	0.30	20060511	36	Flash ROM/XBUS	0.40	20060612
02	Block Diagram	0.30	20060511	37	Mini-PCIE Card	0.30	20060511
03	Yonah(HOST BUS) 1/2	0.30	20060511	38	FAN/HW THERMAL PROTECT	0.30	20060511
04	Yonah(HOST BUS) 2/3	0.30	20060511	39	EXPRESS/CAM/OIDE	0.30	20060511
05	Yonah(Power/Gnd) 3/3	0.30	20060511	40	AUDIO(CODEC & POWER)	0.30	20060511
06	CALISTOGA (HOST) 1/7	0.30	20060511	41	AUDIO(AMP & HP & SPK)	0.30	20060511
07	CALISTOG (DMI) 2/7	0.30	20060511	42	AUDIO(EXTMIC&LINE IN)	0.30	20060511
08	CALIST (GRAPHIC) 3/7	0.30	20060511	43	AUDIO (MUTE & INTMIC)	0.30	20060511
09	CALISTOGA (DDRII) 4/7	0.30	20060511	44	AUDIO(EQ)	0.30	20060511
10	CALIST (POWER,VCC) 5/7	0.30	20060511	45	AEC	0.30	20060511
11	CALIST (VCC CORE) 6/7	0.30	20060511	46	PCI (PCI BUS) / TV-Tuner	0.30	20060511
12	CALIST (VSS) 7/7	0.30	20060511	47	PCI (ILINK)	0.30	20060511
13	DDRII(SO-DIMM_0) 1/3	0.30	20060511	48	PCI (MS-DUO/MDC)	0.30	20060511
14	DDRII(SO-DIMM_1) 2/3	0.30	20060511	49	PCI (PCMCIA)	0.30	20060511
15	DDRII(Termination) 3/3	0.30	20060511	50	USB2.0	0.40	20060612
16	VGA(PCI-E/STRAP) 1/8	0.30	20060511	51	LAN (1/2)	0.30	20060511
17	VGA(PCI-E/STRAP) 2/8	0.30	20060511	52	LAN (2/2)	0.30	20060511
18	VGA(GDDR) 3/8	0.30	20060511	53	Power Design Diagram	0.30	20060511
19	VGA(POWER) 4/8	0.30	20060511	54	Charger (MAX1909)	0.30	20060511
20	VGA(POWER) 5/8	0.30	20060511	55	DCIN&BATIN	0.30	20060511
21	VGA(POWER) 6/8	0.30	20060511	56	SYSPWR(+3VALW/+5VALW)	0.40	20060511
22	VGA(MULTIUSE) 7/8	0.30	20060511	57	SYSPWR(+1_5VRUN/+1_05VRUN)	0.40	20060511
23	VGA(LVDS/VDAC) 8/8	0.30	20060511	58	DDR2PWR(+1_8V_SUS/+0_9VRUN)	0.40	20060511
24	VRAM(GDDR) 1/4	0.30	20060511	59	VHCORE(MAX8771)	0.40	20060511
25	VRAM(GDDR) 2/4	0.30	20060511	60	Others power plan	0.40	20060612
26	VRAM(POWERBYPASS) 3/4	0.30	20060511	61	OVP protection	0.30	20060511
27	VRAM(POWERBYPASS) 4/4	0.30	20060511	62	VGA POWER(VGACORE&IO)	0.40	20060612
28	LVDS	0.30	20060511	63	CLOCK GEN	0.40	20060612
29	ICH7-M(PCI/USB) 1/5	0.30	20060511	64	HOLE/DB CONNS	0.40	20060612
30	ICH7-M(LPC,IDE,SATA)2/5	0.30	20060511	65	CRT	0.30	20060511
31	ICH7-M(GPIO) 3/5	0.30	20060511	66	History (EVT)	0.30	20060511
32	ICH7-M(POWER) 4/5	0.30	20060511	67	History (DVT/PVT/MP)	0.40	20060612
33	ICH7-M(GND) 5/5	0.30	20060511				
34	SATA HDD/CD-ROM	0.30	20060511				
35	EC+KBC	0.40	20060612				

Value	MS50/GM	MS50/PM	MS30/GM	MS30/PM
MS30_			V	V
MS50_	V	V		
CA_	V		V	
NV_		V		V
NC_	V	V	V	V


PCB P/N: - - - SA
 - - - SA
 - - - SA

Project Code & Schematics Subject: MS31/51 Main Board

P. Leader	Check by	Design by

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title Index Page		
Size Custom	Document Number MS51(MBX-152)	Rev 0.30
Date: Thursday, July 27, 2006	Sheet 1	of 67

MBX-152(CALISTOGA PM/GM+Gfx Block Diagram



SYSTEM DC/DC MAX8734A P.56	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +BCVCC
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	+1_5VRUN +1_05VRUN
SC486	
DCBATOUT	+1_8VSUS +0_9VRUN

CPU DC/DC MAX8771 P.59	
INPUTS	OUTPUTS
DCBATOUT	VHORE

AMP DC/DC MAX668 P.60	
INPUTS	OUTPUTS
+5VALW	+12VRUN

SYSTEM DC/DC SCI470/GMT966 (external VGA Core) P.63	
INPUTS	OUTPUTS
DCBATOUT +1_5VRUN	PEX_VDD NV_VDD

MAXIM CHARGER MAX1909 P.54	
INPUTS	OUTPUTS
AD+	BT+ DCBATOUT




- MS30
- MS50
- COMMON
- MODULE

Layout note:
no stub on
H_STPCLK#

A#[32-39], APM#[0-1]:
Leave escape routing
on for future
functionality


ICH7M's GPIO12: VIL----> -0.5V ~ 0.8V
VIH----> 2.0V ~ 3.3+0.5V
YONAH's PROCHOT#: VIL----> -0.1V ~ 0.3*VCCP
VIH----> 0.7*VCCP ~ VCCP+0.1

If PROCHOT# is routed between
CPU, IMVP and MCH, pull-up
resistor has to be 75 ohm +-5%



Debug port not used .
resistors close to CPU.

TP139	30MIL	1	TP A32#	AA1	RSVD[01]	T22	TP_EXTBREF	1	30MIL	TP113
TP122	30MIL	1	TP A33#	AA4	RSVD[02]					
TP132	30MIL	1	TP A34#	AA2	RSVD[03]					
TP123	30MIL	1	TP A35#	AA3	RSVD[04]					
TP126	30MIL	1	TP A36#	M4	RSVD[05]	D2	TP_SPARE0	1	30MIL	TP133
TP117	30MIL	1	TP A37#	N5	RSVD[06]	F6	TP_SPARE1	1	30MIL	TP118
TP125	30MIL	1	TP A38#	T2	RSVD[07]	D3	TP_SPARE2	1	30MIL	TP128
TP124	30MIL	1	TP A39#	V3	RSVD[08]	C1	TP_SPARE3	1	30MIL	TP134
TP130	30MIL	1	TP APM0#	B2	RSVD[09]	AF1	TP_SPARE4	1	30MIL	TP137
TP129	30MIL	1	TP APM1#	C3	RSVD[10]	D22	TP_SPARE5	1	30MIL	TP114
					RSVD[11]	C23	TP_SPARE6	1	30MIL	TP116
					RSVD[20]	C24	TP_SPARE7	1	30MIL	TP111



Place close to CPU

Layout Note:
 $Z_0=55 \text{ ohm}$, 0.5"
 max for GTLREF.

FSB Frequency Table:


BSEL[2:0]	Freq.(MHz)
LLL	Reserve
LLH	133
LHL	Reserve
LHH	166

Layout Note:


Comp0,2 connect with $Z_0=27.4 \text{ ohm}$, make trace length shorter then 0.5".

Comp1,3 connect with $Z_0=55 \text{ ohm}$, make trace length shorter then 0.5".


IMVP6 (max8771)
 cpu PSI# <-> max8771 PSI#
 max8771: VIHmin=0.67V
 VILmax=0.33V
 (ref. max8771 datasheet)



CRB :
add 12 dummy caps
0825



CPU_VCCA---->130mA
CPU_VCCP----->2.5A
CPU_VCC----->36A




maximum current is 130mA for CPU_VCCA in Mercom
and 600A/us slew rate for CPU_VCCA


Layout Note: Route
VCCSENSE traces at 27.4
Ohms with 50 mil spacing.
Place PU and PD within 1
inch of cpu.

width=18 mil
spacing=7 mil

+1.05VRUN
100 mil

+1.5VRUN
20 mil






4 H_D#[63..0] H_D#[63..0]

H_D#0	F1	U6A
H_D#1	J1	H_D#_0
H_D#2	H1	H_D#_1
H_D#3	J6	H_D#_2
H_D#4	H3	H_D#_3
H_D#5	K2	H_D#_4
H_D#6	G1	H_D#_5
H_D#7	G2	H_D#_6
H_D#8	K9	H_D#_7
H_D#9	K1	H_D#_8
H_D#10	K7	H_D#_9
H_D#11	J8	H_D#_10
H_D#12	H4	H_D#_11
H_D#13	J3	H_D#_12
H_D#14	K13	H_D#_13
H_D#15	G4	H_D#_14
H_D#16	T10	H_D#_15
H_D#17	W11	H_D#_16
H_D#18	T3	H_D#_17
H_D#19	U7	H_D#_18
H_D#20	U9	H_D#_19
H_D#21	U11	H_D#_20
H_D#22	T11	H_D#_21
H_D#23	W9	H_D#_22
H_D#24	T1	H_D#_23
H_D#25	T8	H_D#_24
H_D#26	T4	H_D#_25
H_D#27	W7	H_D#_26
H_D#28	U5	H_D#_27
H_D#29	T9	H_D#_28
H_D#30	W6	H_D#_29
H_D#31	T5	H_D#_30
H_D#32	AB7	H_D#_31
H_D#33	AA9	H_D#_32
H_D#34	W4	H_D#_33
H_D#35	W3	H_D#_34
H_D#36	Y3	H_D#_35
H_D#37	Y7	H_D#_36
H_D#38	W5	H_D#_37
H_D#39	Y10	H_D#_38
H_D#40	AB8	H_D#_39
H_D#41	W2	H_D#_40
H_D#42	AA4	H_D#_41
H_D#43	AA7	H_D#_42
H_D#44	AA2	H_D#_43
H_D#45	AA6	H_D#_44
H_D#46	AA10	H_D#_45
H_D#47	Y8	H_D#_46
H_D#48	AA1	H_D#_47
H_D#49	AB4	H_D#_48
H_D#50	AC9	H_D#_49
H_D#51	AB11	H_D#_50
H_D#52	AC11	H_D#_51
H_D#53	AB3	H_D#_52
H_D#54	AC2	H_D#_53
H_D#55	AD1	H_D#_54
H_D#56	AD9	H_D#_55
H_D#57	AC1	H_D#_56
H_D#58	AD7	H_D#_57
H_D#59	AC6	H_D#_58
H_D#60	AB5	H_D#_59
H_D#61	AD10	H_D#_60
H_D#62	AD4	H_D#_61
H_D#63	AC8	H_D#_62
		H_D#_63
H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING
	AG2	H_CLKIN
	AG1	H_CLKIN#

HOST





Place Cap. near GMCH within 100 mils.

63 CLK_MCH_BCLK#
63 CLK_MCH_BCLK#



GM QG88CGM 12-0G88CGM-0000
PM QG88CPM 12-0G88CPM-0000
GM QG82945GM-A3 12-0G82945-A300 for MP


FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title CALISTOHA (HOST)			
Size A3	Document Number MS51(MBX-152)	Rev 0.30	
Date: Thursday, July 27, 2006	Sheet 6	of 67	






<http://laptop-motherboard-schematic.blogspot.com/>







- AA33 VCC_0
- P33 VCC_1
- N33 VCC_2
- L33 VCC_3
- J33 VCC_4
- AA32 VCC_5
- Y32 VCC_6
- W32 VCC_7
- V32 VCC_8
- P32 VCC_9
- N32 VCC_10
- M32 VCC_11
- L32 VCC_12
- J32 VCC_13
- AA31 VCC_14
- W31 VCC_15
- V31 VCC_16
- T31 VCC_17
- R31 VCC_18
- P31 VCC_19
- N31 VCC_20
- M31 VCC_21
- W31 VCC_22
- AA30 VCC_23
- Y30 VCC_24
- W30 VCC_25
- V30 VCC_26
- T30 VCC_27
- R30 VCC_28
- P30 VCC_29
- N30 VCC_30
- M30 VCC_31
- L30 VCC_32
- AA29 VCC_33
- T30 VCC_34
- Y29 VCC_35
- W29 VCC_36
- M30 VCC_37
- L30 VCC_38
- R29 VCC_39
- P29 VCC_40
- M29 VCC_41
- L29 VCC_42
- AB28 VCC_43
- AA28 VCC_44
- Z28 VCC_45
- V28 VCC_46
- U28 VCC_47
- T28 VCC_48
- R28 VCC_49
- P28 VCC_50
- N28 VCC_51
- M28 VCC_52
- L28 VCC_53
- P27 VCC_54
- N27 VCC_55
- M27 VCC_56
- L27 VCC_57
- P26 VCC_58
- N26 VCC_59
- L26 VCC_60
- M25 VCC_61
- L25 VCC_62
- P24 VCC_63
- N24 VCC_64
- M24 VCC_65
- AA23 VCC_66
- Y23 VCC_67
- W23 VCC_68
- P23 VCC_69
- N23 VCC_70
- M23 VCC_71
- L23 VCC_72
- AC22 VCC_73
- AB22 VCC_74
- Y22 VCC_75
- W22 VCC_76
- P22 VCC_77
- N22 VCC_78
- M22 VCC_79
- L22 VCC_80
- AC21 VCC_81
- AA21 VCC_82
- W21 VCC_83
- N21 VCC_84
- M21 VCC_85
- L21 VCC_86
- AC20 VCC_87
- AB20 VCC_88
- Y20 VCC_89
- W20 VCC_90
- P20 VCC_91
- N20 VCC_92
- M20 VCC_93
- L20 VCC_94
- AB19 VCC_95
- Y19 VCC_96
- N19 VCC_97
- M19 VCC_98
- L19 VCC_99
- N18 VCC_100
- M18 VCC_101
- L18 VCC_102
- P17 VCC_103
- M17 VCC_104
- N16 VCC_105
- M16 VCC_106
- L16 VCC_107




Note: All VCCSM pins shorted internally.



- AD27 VCC_NCTF0
- AC27 VCC_NCTF1
- AB27 VCC_NCTF2
- AA27 VCC_NCTF3
- Y27 VCC_NCTF4
- W27 VCC_NCTF5
- V27 VCC_NCTF6
- U27 VCC_NCTF7
- T27 VCC_NCTF8
- R27 VCC_NCTF9
- AD26 VCC_NCTF10
- AC26 VCC_NCTF11
- AB26 VCC_NCTF12
- AA26 VCC_NCTF13
- Y26 VCC_NCTF14
- W26 VCC_NCTF15
- V26 VCC_NCTF16
- U26 VCC_NCTF17
- T26 VCC_NCTF18
- R26 VCC_NCTF19
- AD25 VCC_NCTF20
- AC25 VCC_NCTF21
- AB25 VCC_NCTF22
- AA25 VCC_NCTF23
- Y25 VCC_NCTF24
- W25 VCC_NCTF25
- V25 VCC_NCTF26
- U25 VCC_NCTF27
- T25 VCC_NCTF28
- R25 VCC_NCTF29
- AD24 VCC_NCTF30
- AC24 VCC_NCTF31
- AB24 VCC_NCTF32
- AA24 VCC_NCTF33
- Y24 VCC_NCTF34
- W24 VCC_NCTF35
- V24 VCC_NCTF36
- U24 VCC_NCTF37
- T24 VCC_NCTF38
- R24 VCC_NCTF39
- AD23 VCC_NCTF40
- V23 VCC_NCTF41
- U23 VCC_NCTF42
- T23 VCC_NCTF43
- R23 VCC_NCTF44
- AD22 VCC_NCTF45
- V22 VCC_NCTF46
- U22 VCC_NCTF47
- T22 VCC_NCTF48
- R22 VCC_NCTF49
- AD21 VCC_NCTF50
- Y21 VCC_NCTF51
- U21 VCC_NCTF52
- T21 VCC_NCTF53
- R21 VCC_NCTF54
- AD20 VCC_NCTF55
- V20 VCC_NCTF56
- U20 VCC_NCTF57
- T20 VCC_NCTF58
- R20 VCC_NCTF59
- AD19 VCC_NCTF60
- Y19 VCC_NCTF61
- U19 VCC_NCTF62
- T19 VCC_NCTF63
- AD18 VCC_NCTF64
- AC18 VCC_NCTF65
- AB18 VCC_NCTF66
- AA18 VCC_NCTF67
- Y18 VCC_NCTF68
- W18 VCC_NCTF69
- V18 VCC_NCTF70
- U18 VCC_NCTF71
- T18 VCC_NCTF72

NCTF

CALISTOGA



- VSS_NCTF0
- VSS_NCTF1
- VSS_NCTF2
- VSS_NCTF3
- VSS_NCTF4
- VSS_NCTF5
- VSS_NCTF6
- VSS_NCTF7
- VSS_NCTF8
- VSS_NCTF9
- VSS_NCTF10
- VSS_NCTF11
- VSS_NCTF12
- VCCAUX_NCTF0
- VCCAUX_NCTF1
- VCCAUX_NCTF2
- VCCAUX_NCTF3
- VCCAUX_NCTF4
- VCCAUX_NCTF5
- VCCAUX_NCTF6
- VCCAUX_NCTF7
- VCCAUX_NCTF8
- VCCAUX_NCTF9
- VCCAUX_NCTF10
- VCCAUX_NCTF11
- VCCAUX_NCTF12
- VCCAUX_NCTF13
- VCCAUX_NCTF14
- VCCAUX_NCTF15
- VCCAUX_NCTF16
- VCCAUX_NCTF17
- VCCAUX_NCTF18
- VCCAUX_NCTF19
- VCCAUX_NCTF20
- VCCAUX_NCTF21
- VCCAUX_NCTF22
- VCCAUX_NCTF23
- VCCAUX_NCTF24
- VCCAUX_NCTF25
- VCCAUX_NCTF26
- VCCAUX_NCTF27
- VCCAUX_NCTF28
- VCCAUX_NCTF29
- VCCAUX_NCTF30
- VCCAUX_NCTF31
- VCCAUX_NCTF32
- VCCAUX_NCTF33
- VCCAUX_NCTF34
- VCCAUX_NCTF35
- VCCAUX_NCTF36
- VCCAUX_NCTF37
- VCCAUX_NCTF38
- VCCAUX_NCTF39
- VCCAUX_NCTF40
- VCCAUX_NCTF41
- VCCAUX_NCTF42
- VCCAUX_NCTF43
- VCCAUX_NCTF44
- VCCAUX_NCTF45
- VCCAUX_NCTF46
- VCCAUX_NCTF47
- VCCAUX_NCTF48
- VCCAUX_NCTF49
- VCCAUX_NCTF50
- VCCAUX_NCTF51
- VCCAUX_NCTF52
- VCCAUX_NCTF53
- VCCAUX_NCTF54
- VCCAUX_NCTF55
- VCCAUX_NCTF56
- VCCAUX_NCTF57

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **CALISTOGA(VCC CORE) 6 of 7**

Size	Document Number	Rev
Custom	MS51(MBX-152)	0.30
Date:	Thursday, July 27, 2006	Sheet 11 of 67

7 MCH_CFG_5 ← 1 ● 30MIL TP193

MCH_CFG_5
Low = DMIX2
High = DMIX4

7 MCH_CFG_6 ← 1 ● 30MIL TP180

MCH_CFG_6
Low = Moby Dick
High = Calistoga
DDR2 select (default high)

7 MCH_CFG_7 ← 1 ● 30MIL TP15

MCH_CFG_7 (CPU Strap)
Low = RSVD
High = Mobile Yonah processor

7 MCH_CFG_9 ← 1 ● 30MIL TP250

MCH_CFG_9 (PCIe Graphics Lane)
Low = Reverse Lane operation
High = Normal operation
For layout convenience

7 MCH_CFG_10 ← 1 ● 30MIL TP192

MCH_CFG_10 (HOST PLL VCC SELECT)
Low = RESERVED
High = MOBILITY

7 MCH_CFG_11 ← 1 ● 30MIL TP185

MCH_CFG_11 (PSB 4x CLK ENABLE)
Low = Reserved
High = Calistoga



Layout Noe:
Location of all MCH_CFG strap resistors needs to be close to trace to minimize stub

7 MCH_CFG_12 ← 1 ● 30MIL TP185

7 MCH_CFG_13 ← 1 ● 30MIL TP205

MCH_CFG_[13:12] (XOR/ALLZ)
00=Partial Clock Gating Disable
01=XOR Mode Enable
10=All-Z Mode Enable
11=Normal Operation(Default)

7 MCH_CFG_16 ← 1 ● 30MIL TP178

MCH_CFG_16 (FSB Dynamic ODT)
Low = Dynamic ODT Disabled
High = Dynamic ODT Enable

MCH_CFG_18
Low = 1.05V(default)
High = 1.5V
(VCC_CORE Select)

7 MCH_CFG_18 ← 1 ● 30MIL TP248

DVT (delete R508,add TP)

MCH_CFG_19
Low = Normal(default)
High = LANES REVERSED
(DMI LANE REVERSAL)

7 MCH_CFG_19 ← 1 ● 30MIL TP249

DVT (delete R541,add TP)

DVT (delete R514,add TP)

MCH_CFG_20
Low = Only SDVO or PCIE x1 is operational (defaults)
High = SDVO and PCIE x1 are operating simultaneously via the PEG port
(PCIe Backward Interoperability mode)

7 MCH_CFG_20 ← 1 ● 30MIL TP204

Check CALISTOGA version , after A2 version , if sysrec can't boot up then NC the pull low R

Table of VSS pins for U6I, listing pin numbers and labels such as AC41, AA41, W41, T41, P41, M41, J41, F41, AV40, AP40, VSS_9, AN40, AK40, AH40, AG40, AF40, AE40, B40, AY39, AV39, AW39, AR39, AN39, AJ39, AC39, AB39, AA39, Y39, W39, V39, T39, N39, M39, L39, H39, G39, F39, D39, C39, AT38, AM38, AH38, AG38, AF38, AE38, C38, AK37, AH37, AB37, AA37, Y37, W37, V37, T37, R37, P37, N37, M37, L37, J37, H37, G37, F37, D37, C37, B37, AV35, AR35, AH35, AB35, AA35, Y35, W35, V35, T35, R35, P35, N35, M35, L35, J35, H35, G35, F35, D35, AN34.

VSS






Table of VSS pins for U6J, listing pin numbers and labels such as AT23, AN23, AM23, AH23, AP10, VSS_184, K23, J23, F23, C23, AA22, Y23, G22, F22, E22, D22, A22, BA21, AV21, AR21, AN21, AL21, AB21, Y21, P21, K21, J21, H21, C21, AW20, AR20, AM20, AN20, K19, G19, C19, AH18, N22, P18, H18, D18, E29, C29, B29, AR17, AP17, AM17, AI17, AV16, AN16, AD28, AL16, J16, F16, AM15, AP27, AK15, N15, M15, G27, B15, A15, BA14, B27, AT14, AK14, M26, AD14, AA14, D26, U14, K14, P25, H14, E14, VSS_254, AR13, AN13, AM13, BA24, AU24, AL24, F13, D13, B13, AY12, AC12, K12, H12, E12, AD11, AA11, VSS_270, Y11.

VSS

CALISTOGA

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division
Title: CALISTOGA(VSS) 7 of 7
Size: A3
Date: Thursday, July 27, 2006
Document Number: MS51(MBX-152)
Rev: 0.30
Sheet: 12 of 67

1.8V per DIMM=3.08A



0.1 pF and 2.2 pF placed close to VREF pins

Close to DIMM

Place these Caps near So-Dimm0.

Place these Caps near So-Dimm0.

SMBus Address: A0(W)/A1(R)


http://laptop-motherboard-schematic.blogspot.com/

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **DDR(II)SO-DIMM_0**

Size: A3 Document Number: **MS51(MBX-152)** Rev: 0.30




Date: Thursday, July 27, 2006 Sheet: 13 of 67



1.8V per DIMM=3.08A




0.1 uF and 2.2 uF placed close to VREF pins




<http://laptop-motherboard-schematic.blogspot.com/>


FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title: DDR(II)SO-DIMM_1			
Size A3	Document Number		Rev 0.30
Date: Thursday, July 27, 2006	MS51(MBX-152)	Sheet 14	of 67




Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VRUN




Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VRUN





<http://laptop-motherboard-schematic.blogspot.com/>



TVMODE

MIOAD10	MIOAD7	TVMODE
0	0	SECAM
0	1	NTSC
1	0	PAL
1	1	CRT

Strap for GDDR3-136ball

0001	16Mx32	Infineon
0010	16Mx32	Hynix
0011	16Mx32	Samsung
0101	8Mx32	Infineon
0110	8Mx32	Hynix
0111	8Mx32	Samsung

SUBVENDOR

0	(USE SYSTEM BIOS)
1	(USE EXTERNAL ROM)

PANEL ID CONFIG
NC

MIOAD0 is used to set the PCI Express PLL termination enable. DEFAULT "0"

3GIO_PADCFG[2:0]
001 for G7X
DVT change to 001


G72M/G73M
PCI_DEVID[3:0]="1000"-->8

CRYSTAL

MIOBD6	MIOBD2	Crystal
1	0	27MHz
0	1	14.318MHz
0	0	13.5MHz
1	1	Preserved

ROM_TYPE NC

00	PARALLEL
01	SERIAL_AT25F
10	SERIAL_SST45VF
11	LPC




STRAP PIN for G72M/G73M


FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA (PCI-EXPRESS/STRAP) 2 OF 8**

Size	Document Number	Rev
A3	MS51(MBX-152)	0.30


Date: Thursday, July 27, 2006 Sheet 17 of 67





GF-GO7600-N-B1_B1 MS51S DVT G73M PVT

<http://laptop-motherboard-schematic.blogspot.com/>



<http://laptop-motherboard-schematic.blogspot.com/>

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA (POWER) 4 OF 8**

Size: A3 Document Number: **MS51(MBX-152)** Rev: 0.30




Date: Thursday, July 27, 2006 Sheet: 19 of 67


G73M Pin A26-NC
G72M Pin A26 need stuff R305 10K

GF-GO7600-N-B1
PVT MS51S DVT G73M

(G7X Pin G8-NC)
(G7X Pin G23-NC)
(G7X Pin A28-NC)
(G7X Pin F1-NC)


Follow FAE suggest the design guide table 4-4 and 4-5.
 DDR1 undermined solution,so FBVTT/FBVDQ/FBVDD can connect together.
 for the power rails decoupling,FBVTT/FBVDD do not require caps decoupling.
 only FVDDQ power rail required.





SM bus Address :
1001100(BC)
For F75383M

U8 close to DDR SO-DIMM



Check Spec.

GPIO	I/O	Inter pull low	GPIO TABLE
GPIO0	I	Yes	DVI Hot Plug Detect 0 (HPD0)
GPIO1	I	Yes	Hot Plug Detect 1 (HPD1)
GPIO2	O	Yes	Panel Brightness (PWM) Active High
GPIO3	O	No	Panel Power Active Low
GPIO4	O	Yes	Panel Backlight On/Off Active High
GPIO5	O	Yes	GPU Voltage CTL0 H: NVDD=1.1V
GPIO6	O	Yes	GPU Voltage CTL1 H: NVDD=1.0V
GPIO7	O	Yes	MEM VID
GPIO8	I	No	Thermal Alert Active Low
GPIO9	O	No(Low)	Fan control. Support either PWM or on/off
GPIO10	I/O	No	Available for general use.
GPIO11	O	No(Low)	Rset switch control. H: SVIDEO(69.8) L: HDTV(88.7)
GPIO12	O	No	Available for general use.


FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA (POWER) 7 OF 8**

Size A3 Document Number **MS51(MBX-152)** Rev 0.30

Date: Thursday, July 27, 2006 Sheet 22 of 67


<http://laptop-motherboard-schematic.blogspot.com/>



MS51S DVT G73M


CLOSE TO GPU

DACA	VGA-CRT			I2CA
DACA-RED	R			
DACA-GREEN	G			
DACA-BLUE	B			
DACA-HSYNC	HSYNC			
DACA-VSYNC	VSYNC			
	VGA-DDOCCLK			SCL
	VGA-DDOCDATA			SDA
DACB	S-VIDEO	COMPOSITE	D-CONNECTOR	I2CC
DACB-RED	C		PR	
DACB-GREEN	Y		Y	
DACB-BLUE		COMPOSITE		
			LINE1	SCL
			LINE2	SDA
			LINE3	
DACC	DVI-I			I2CB
DACC-RED	R			
DACC-GREEN	G			
DACC-BLUE	B			
DACC-HSYNC	HSYNC			
DACC-VSYNC	VSYNC			
	DVI-DDOCCLK			SCL
	DVI-DDOCDATA			SDA



SF-GO7600-N-B1_B1

PVT MS51S DVT G73M




DLL POWER --- Add decoupling C and L ?
Minimum 200us delay required prior to applying any executable command after stable power and clock.

For 16Mx32 Bit stuff
8Mx32 Bit no stuff

VRAM_VREF is 70%FBVDDQ for GDDR3

For 8Mx32 Bit Stuff
16Mx32 Bit no stuff
FAE suggestion on 8/16==>120 ohm
For garbage display ==>80.6 ohm
Demo circuit ==>40.2 ohm
FAE suggestion in DVT ==>240 ohm

Address / Command on Die termination is set to 120 ohm.



Minimum 200us delay required prior to applying any executable command after stable power and clock.

For 16Mx32 Bit stuff 8Mx32 Bit no stuff

VRAM_VREF is 70% FBVDDQ for GDDR3

For 8Mx32 Bit Stuff 16Mx32 Bit no stuff





FAE suggestion on 8/16==>120 ohm For garbage display ==>80.6 ohm nvidia demo circuit for G72 ==>40.2_F FAE suggestion in DVT ==>240 ohm

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VRAM (GDDR3) 2 OF 4**

Size: A3 Document Number: **MS51(MBX-152)** Rev: 0.30



Date: Thursday, July 27, 2006 Sheet: 25 of 67



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title VRAM (GDDR) 3 OF 4			
Size A3	Document Number MS51(MBX-152)		Rev 0.30
Date: Thursday, July 27, 2006	Sheet 26	of 67	

Decoupling for right MEMORY



Place around the MEM



NO USE








Decoupling for right MEMORY

Place around the MEM




MS51S DVT G73M

LVDS




LVDS CONNECTOR




Type	WXGA	WXGA-HC	WSXGA+
Size	15.4" wide	15.4" wide	15.4" wide
Vendor	Hitachi	Hitachi	Hitachi
Device Name	TX39D81VC1AAA	TX39D80VC1GAA	TX39D90VC1GAA
Panel ID Check[3..0]	1000	1000	1100



LCD POWER



INVERTER CONNECTOR




PCI Pullups




PCI

Interrupt I/F

MISC



NH82801GBM_B0 PVT



Interrupt I/F



MISC

NH82801GBM_B0 PVT

Strap for Boot-BIOS

	GNT5#	GNT4#
LPC(Default)	H1	H1
PCI	H1	LOW

Test leakage voltage in BB




U44D

Direct Media Interface


SPI

USB

NH82801GBM_B0 PVT



Place within 500 mils of ICH




Place within 500 mils of ICH and don't routing next to high speed signals

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **ICH7-M(PCI/DMI/USB/PCIE) 1/5**

Size A3 Document Number **MS51(MBX-152)** Rev 0.30

Date: Thursday, July 27, 2006 Sheet 29 of 67




The traces inside this block should be wider.
No digital signals routed under XTAL



Pull-up to enable internal VccSus1_05 regular
Pull-Low to disable


Distance between the ICH-7M and C on the "P" signal should be identical distance between the ICH-7M and C on the "N" signal for same pair

DVT for MS50 sata cable



<http://laptop-motherboard-schematic.blogspot.com/>

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title ICH7-M(LPC,IDE,SATA) 2/5		
Size A3	Document Number MS51(MBX-152)	Rev 0.30
Date: Thursday, July 27, 2006	Sheet 30	of 67



Layout note:
Placed within 100mils of pin AD1.7 of ICH7 on the bottom side or 140 mils on the top.


Layout note:
Placed within 100mils of pin F6 of ICH7 on the bottom side or 140 mils on the top.

Layout note:
Place above caps within 100 mils of ICH on the bottom side or 140 mils on the top near D28, T28, AD28.

Layout note:
Placed within 100mils of pin F6 of ICH7 on the bottom side or 140 mils on the top.



Place within 100 mils of ICH on the bottom side or 140 mils on the top near pin AG9.


For all Vcc3_3 plane
Place close to ICH7 PCI power pin group



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
ICH7-M(GND) 5/5			
Size	Document Number		Rev
A3	MS51(MBX-152)		0.30
Date:	Thursday, July 27, 2006		Sheet 33 of 67

SATA HDD CONN






Consider short FB after BB test.

U3




161	VCC8	16	VCC1
17	GND1	34	VCC2
35	GND2	45	VCC3
46	GND3	123	VCC4
122	GND4	136	VCC5
137	GND5	157	VCC6
167	GND6	166	VCC7
159	GND7	95	ECVCC_A
		96	VCCA
			AGND

7	SERIO	85	XIO8CS#/GPIO18
9	LFRAME#	86	XIO9CS#/GPIO19
15	LAD0	91	XIOACS#/GPIO1A
14	LAD1	92	XIOBCS#/GPIO1B
13	LAD2	93	XIOCCS#/GPIO1C
10	LAD3	94	XIODCS#/GPIO1D
18	LCLK	97	XIOECS#/GPIO1E
25	LCLKRUN#	98	XIOFCS#/GPIO1F
24	LIDE_DASP#		

165	PLT_RST#	64	SUSPEND_LED#
6	H_RCIN#_EC	64	BATTERY_CHARGING_LED#
5	H_A20GATE_EC		
31	RUNTIME_SCI#_EC		
19	RESET#_KBC		



PS2 KB & TP



<http://laptop-motherboard-schematic.blogspot.com/>





FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

File: **EC+KBC**



Size: A3 Document Number: **MS51(MBX-152)** Rev: 0.40

Date: Thursday, July 27, 2006 Sheet: 35 of 67



35 SIO_FA[19..0] 
 35 SIO_FD[7..0] 



FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title Flash ROM/X-Bus CONN		
Size A3	Document Number MS51(MBX-152)	Rev 0.40
Date: Thursday, July 27, 2006	Sheet 36	of 67




DVT Update Symbol/Footprint




FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	Mini_Card	
Size	Document Number	Rev
A3	MS51(MBX-152)	0.30
Date:	Thursday, July 27, 2006	Sheet 37 of 67


FAN




CPU SENSOR



SECOND FAN







HW THERMAL PROTECTION






FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title FAN/HW THERMAL PROTECT		
Size A3	Document Number MS51(MBX-152)	Rev 0.30
Date: Thursday, July 27, 2006	Sheet 38	of 67

<http://laptop-motherboard-schematic.blogspot.com/>







FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title: EXPRESS/CAM/OIDE		
Size: A3	Document Number: MS51(MBX-152)	Rev: 0.30
Date: Thursday, July 27, 2006	Sheet: 39	of 67



PC BEEP





<http://laptop-motherboard-schematic.blogspot.com/>


FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title AUDIO(AMP & HP & SPK)		
Size A3	Document Number MS51(MBX-152)	Rev 0.30
Date: Thursday, July 27, 2006	Sheet 41	of 67




FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
AUDIO(EXT MIC & PHONE OUT)		
Size	Document Number	Rev
A3	MS51(MBX-152)	0.30
Date:	Thursday, July 27, 2006	Sheet 42 of 67

<http://laptop-motherboard-schematic.blogspot.com/>








8/31 Modified CHANGE TO D-GND




Modified 8/31 From MIC



To CODEC SPK OUTPUT




VP1020



MODE	GPIO7	GPIO6	GPIO5
INTERNAL	0	0	X
RESERVED	0	1	X
EEPROM 256B	1	0	0
EEPROM 1KB	1	1	0
SHI	1	0	1
UART	1	1	1


8/31 Modified



DVT

DVT


FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	AUDIO (PHONE OUT)	
Size	Document Number	Rev
Customer	MS51(MBX-152)	0.30
Date:	Thursday, July 27, 2006	Sheet 45 of 67



MiniPCI TV-Tuner

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title		PCI (PCI BUS) / TV-Tuner	
Size	Document Number	Rev	
Custom	MS51(MBX-152)	0.30	
Date:	Thursday, July 27, 2006	Sheet	46 of 67



This array must be placed close to AVDD (Pin P13,P14,U15) They must be tied to a low-impedance GND.

Close to IC





This capacitor should be placed between Pin P15 and Pin R17 .

This capacitor must be placed to IC pin


Place near PCI7412.

Resistors should be placed on the SCL and SDA terminals


FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	PCI (I LINK)	
Size	Document Number	Rev
A3	MS51(MBX-152)	0.30
Date:	Thursday, July 27, 2006	Sheet 47 of 67



MDC CONN.



RJ11 CONN.



FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division




Title: **PCI (MS-DUO/SD/MDC)**

Size: A3
Date: Thursday, July 27, 2006


Document Number: **MS51(MBX-152)**

Rev: 0.30


Sheet: 48 of 67




MS31_51_DVT







Use Power Switch




USB CONN X 4




<http://laptop-motherboard-schematic.blogspot.com/>






<http://laptop-motherboard-schematic.blogspot.com/>




<http://laptop-motherboard-schematic.blogspot.com/>

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title Power Design Diagram-ZG		
Size A3	Document Number MS51(MBX-152)	Rev 0.30
Date: Thursday, July 27, 2006	Sheet 53 of 67	



FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title DCIN / BATTIN		
Size A3	Document Number MS51(MBX-152)	Rev 0.30
Date: Thursday, July 27, 2006	Sheet 55	of 67

<http://laptop-motherboard-schematic.blogspot.com/>








Vo=5.20V for TV TUNER

TON connect to GND = 5V/400KHZ, 3.3V/500KHZ

ILIM5/ILIM3 for setting OCP


FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title SYS Power (3D3VALW/5VALW)		
Size A3	Document Number MS51(MBX-152)	Rev 0.30
Date: Thursday, July 27, 2006	Sheet 56	of 67



VCCSENSE and VSSSENSE shall be routed as follows.
 Signals must be 18mil wide, and shall use differential routing with 7 mil separation.
 Signals must have equal trace length within 25 mil and are to be routed using external layer and GND referencing (no split plane referencing).
 VCCSENSE/VSSSENSE are to use 25 mils separation distance away from any other signals.

Need to keep PR23 near to mosfets (PQ2, PQ3) and inductors(PL3)

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title VHCORE(MAX8771)		
Size A3	Document Number MS51(MBX-152)	Rev 0.30
Date: Thursday, July 27, 2006	Sheet 59	of 67




MS30	MS50
PR71 = 33K	PR58 = 24K
PR75 = 10K ==> 118.46W	PR59 = 9.1K ==> 143.9W
PR72 = 47K	PR57 = 49.9K
PR203 = 10K ==> 86.11W	PR56 = 14.7K ==> 118.95W

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **OVP protection-ZG**

Size A3 Document Number: **MS51(MBX-152)**

Date: Thursday, July 27, 2006 Sheet 61 of 67




VGA PCIE POWER
PEX_VDD = 1V2/2A

Default High for NVDD 1.1V


<http://laptop-motherboard-schematic.blogspot.com/>

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title: VGA POWER(VGACORE&IO)		
Size: A3	Document Number: MS51(MBX-152)	Rev: 0.40
Date: Thursday, July 27, 2006	Sheet: 62	of 67




PVT DVT for EMI close to clk gen (For EMI)

Length as short as possible.



DVT




ICH7 DMI

SM bus Address : 1101001 (ICH7) For clock generator

ICSS9LR321BKLF DVT

FSB Frequency Table:


FSLB	FSLA	CPU	SRC[7:0]	PCI
0	0	100	100	33
0	1	133	100	33
1	0	200	100	33
1	1	166	100	33



Pin Straps



pin53	pin 11/12
0	SRCCLK0
1	27MHz (v)
pin59	pin 15/16
0	SRCCLK0
1	SATA (v)
pin60	pin 37/38
0	SRCCLK8 (v)
1	CPU 2 ITP
pin64	pin 13/14
0	LCDCLK_SS (CA)
1	SRCLK1 (NV)

pin53/59/60/64 with internal pull-up resistor No Stuff Pull-up Resistor (R1125, R1124, R49) If EVT ok, del them in DVT R1021/R48 changed to 2.2Kohm



DVT

CLKREQ with internal pull-up resistor No Stuff Pull-up Resistor (R69, R40, R41, R70, R1126, R1127) If EVT ok, del them in DVT





FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **CLOCK GEN**

Size A3 Document Number: **MS51(MBX-152)**

Date: Thursday, July 27, 2006 Sheet 63 of 67



DVT
P41 P64 CN1 pin1 change to +3VALM for leakage
P52 mount R779 for lan get ip fail
P40 net name HW_POP_MUTR_CODEDC change to HW_POP_MUTR_CODEDC
P43 (1)net name HW_POP_MUTR_CODEDC change to HW_POP_MUTR_CODEDC
(2)change Q11 from MMBT3906 to MMBT3904
P60 mount PR224 for +5V_83_RUB discharge too slow
P51 (1)change PR124 from 0ohm to 3.3 ohm for decrease 1.5V/1.05 noise
(2)mount PD21,PD24 for decrease 1.5V/1.05 noise
P59 mount PC278,PC279: mount PCB,PC109 for decrease Vcore noise
P62 mount PC92 for decrease VGA power noise
P40 (1)mount R682,R694 for sense_B,sense_A,detect (2)NC R308
P44 NC R641,R647
P43 mount R81 for amp abnormal be mute
P41 change JSRKL1,JSRKL2 from 2N-0002000-M010 to 2N-0000010-M10
P39 change CN33 from 1N-0008000-M10 to 1N-0008001-M10
P64 change CN36 from 1N-0002001-M10 to 1N-0002000-M10
P46-49 change U10 to PC184122HC
P59 change P23,P24 to 17-3142324D-YT00
P40 U19 change to CXD5872AK
P49 change P12,P13 to 13-CALISTO-A300(GM)
P41,P42 COM1,2,3 change to 2N-0006002-PFK0
P22 R557 change to 16-CHS2083-0P00
P59 N508 change to 17-312342-0Y00
P58 PR193 change to 6.2K_F,PR136 change to 82K_F
P62 PR127 change to 6.2K_F
P46 R677 change to 100K_F,PR171 change to 60mhm, PL6 change to 2.2uH
P24,P25 Change R99,R148,R165,R167 from 120 Ohm to 60 Ohm
P60 change PQ31,PC142,PQ35 value to NV
P43 add Q12,R772,R773 for adding RC to control mute function
P45 (1)add R342,NC R343 for Change VP1020 initialization to SHM mode (2)NC U45,R355
P59 NC PD2,PD19
P60 add PR219,PR169
P24 change R165 to 40.2F and add R1160,C809
P28,45 connect OP107 to AEC pin30 powerdown
P35 (1)add D15,D16,D17 for preventing leakage from EC before power on (2)reserved U3 for 176 for second fan FB_pin43 for second fan PWM (3)add U3 P105 as EC_LED to control LED brightness
P36 change CN12 pin1,pin12 to +RVCVC
P38 (1)add R1166 for discharge path of +SWALM_LED
P39 update Q19 footprint
P43 change Q11 to MMT3904
P34 add CAP23,CAP24
P63 delete R204,add R1171 for PC1E_LAN_CLKREQ pull low
P45 delete PQ77
P48 change CN18 to smaller size
P47 change CN14 to 1394 normal type
P42 change CN03 to Red color
P41 JSRKL1 change to 3 pin for manufacture
P43 delete R396,R398,C359,R395,C360
P54 add PC340
P55 change PD38 to MWV2535BPT for battery in VVP fail
P38 change second fan to adjustable
P56 add PC347,PC346,PC341,PC158 for +5VALM
P57 add PC349,PC350,PC342 for +1.8VRUN
P58 add PC351,PC352,PC343 for +1.8V_83_RUB
P59 add PC353,PC354,PC344,PC355,PC356,PC345,PC278,PC279 for V0CORE
P57 add PC348,PC196,PC197,PC359
P59 change PD2,PD19 to NC_SPL1040PT (10A)
P60 (1)change PQ48 to 314892DV-T1-E3 (2)add PL14 for MS50,PL6 for MS30 (3)add PC357,PC358 for +12VRUN
P34 add CN23,CN24 for MS50 HDD
P30 add RL175 for MS50 SATA Cable
P64 (1) delete R783 (2) CN1 add EC_LED to control LED brightness (3)CN1 pin 1 change to +5VALM
P60 add Pk36,PK37,PK81,PK45,PK83,PK48,PC860,PK82,R1176 for +1.8VRUN timing
P54 (1)add PR442,PK84,U50 and connect PR182 pin2 to +RVCVC for preventing leakage of charger LED P56,57,58,59,60 Update PL6,PL9,PL7,PL8,PL2,PL4,PL5,PL14,PL1,PL3 footprint for shaking test
1201
P40,41 Swap SPK_L,SPK_R at source and speaker cnn side
P64 add C818,C819 for SSD
P40 CN19 change to CXD9872AK
1202
P40 Follow FAE suggestions (1)add C820(10U_M) for AVDD (2)change C335 to 10U_6.3V for VRRFPILT (3)change R752 to 14 tolerance
1205
P29 change GP4 to R1402
P51 add R1403,NC R665 for LAN S4 wake up
P54 add PC362
P57 add PR440,PR441 for balance 2 caps voltage
P24 update new version
1206
P40 rename R567 to D19
P45 NC C770
P51 change R665 value to MS30,U_J,R1403 value to MS50,U_J
P51 NC R2448,R254 change to 2.4K_F
P64 change PC123 to 22U_10V_V,PC124 to 220U_2.5V_M
P16-23 update U6 P/N to 12-073N2A0-A200
P43 NC R771 for +5VRUN
P64 (1)change EC23,EC24 value to NV.* (2)change CN36 value to MS30.*
P60 mount PR98,PC21 for +5VRUN leakage
P56 change PR80 to 102K_F for meet TV-tuner power spec
P59 change PQ3,PQ30 for better Vcore design
C851,C846
P44 (1)R261,R255 change to 56K_F (2)R248,R254 change to 2.4K_F (3)R246,R251 change to 2.2K_U_J
Add TB1-T977,T91-20 for manufacture TE test
P40 add QP7,GP8,GP9 for MIC quality
P57 mount PR159
1206,3
P3 change Q21 to 2N7002
1206,2
P57 PC4,PC12,PC18,PC19,PC98,PC105 change to 330U_2.5V_M
1207
P28 change CN3 to 1N-0030000-FM00
P42 change R693,R681 from 11K_F to 7.5K_F
P42 change second fan(CN1) source(R1373,Q29) to +12VRUN
1208
P52 CN24 change from 10pin to 8pin
P51 change R665 value to U_J,delete R1403
1209
P57 add TT21-TT27 for manufacture
P46 add PC363 for PVS power bypass
P38 add R1403 for reserve 12V path to second fan
P44 update U17 to MAX4232AKA-T
P55 delete PR14-PR20 and short
P08 delete R76,R63,P78,R542,R62,R77,R64, and short
P10 delete R544,R538,R65,R535,R79,R543 and short
P41 delete R514,R508,R541,add TP248,TP249,TP250
P40 delete R702,R697 and short
P41 (1)change R225,R226 from 22K_U to 47K_U (2)change TB8-TB11 to 40m1
P46 (1)add R1404,C1397(CN1),C1398(CN) for separate power for reduce noise of tv-tuner
P60 add R1415,C1400(CN1),C1401(CN) for separate power for reduce noise of tv-tuner
C207
P48 change CN32 to 1N-1010003-0000
P34 change CN10 to 2N-0022000-MG00(shorter pin length)
P41 (1)change JSPK1 to 2N-0002002-M010(shorter pin length) (2)change JSPK2 to 2N-0003001-M110(shorter pin length)
P39 add P2 for protection
P16 reserve R1405 for new G72M
P22 reserve R1406 for new G73M
C208
P38 mount R1403,dummy Q30,R1173,R1174,Q29,D21 for fix mode by customer suggestion
P64 change R118,R141 footprint
P59 add TP42 for power test
P63 change R599 from 100ohm to 47ohm(1R-0004070-J200)
P39 change P2 to 1M-P43V0A5-0000(24V_0.2A_126E)
P34 reserve R1407 for staggered spin-up disable by customer suggestion
P43 add C1401 by customer suggestion
P41 (1)change C220,C221 from 0.47u to 0.22u (2)change C675,C674 from 1u to 6.8u (3)change R1167 from 1K to 2.2K (4)add R1408,C1399,R1409,C1400 by customer suggestion
P48 NC CN18 pin1,4 and remove R742,R743,L51,L52 by customer suggestion
P22 mount R1406
P40 change U19 to CXD9872AK
C209
MS50reserve R1410 for discharge path
C210
P28 mount C363,C364,C365,C366 for EMI
P41 (1)change R225,R226 from 47K to 100K, (2)change R227 from 2.2k to 270 ohm
P65 add R225-R226 for EMI
P44 add GP10 for EMI
P35 add U51,C1402 by customer suggestion
P55 change PQ25 to 17-2N7002E-P00
P30 (1)change R745 value from MS30_24.9_F to 24.9_F (2)dummy R1175
P48 change R215 from 1K_U to 330_U for SD card power drop
C211
P44 change GP10 to R1411(MS50_U_J) for EMI
P38 add P3,F4 for cable short protection
P64 add P6,F1 for cable short protection
P31 (1)connect GP101 to 2U GPIO1 for bypass AEC (2)dummy R304 for double pull low
P41 connect U20 pin14 to SB GPIO1 for bypass AEC
P54 add PR447,PC367(smubber circuit) for dc_in inrush voltage/current
C214
P38 delete P3,F4
P39 add P5 for cable short protection
P35 add P6,F1 for cable short protection
P45 add R1412 for hardware disable
C214,1
P38 add P4
P40 correct P406,PQ81,08 part number(TP610K-T1-E3) to TP610K-T1-E3
P55 correct PQ65,PQ56 value to S17404AN-T1-E3
P57 correct PQ37,PQ38,PQ39,PQ40 to S17404AN-T1-E3
C215
P39,P38,P35,P64 change P2,F4-P14 size from 1206 to 0603
P60 correct P406,PQ81,08 vendor part number(TP610K-T1-E3) to TP610K-T1-E3
C216
P39,P38,P35,P64 change P2,F4-P14 to 1M-P32VA75-F001 FUSE,Littelfuse,0467.750,32V, 0.75A
C223,SMT
P28 dummy C363,C364,C365,C366 for LVDS timing by customer
P38 add R200,D21 for fan reverse current to damage Q5
P49 update CN6,CN5 footprint
P55 add PR446,combine PQ22A/PQ19B to PQ19(N2N7002M) for abnormal ALM_ON
P40 add P086 for improve Q1 for fan leakage
P43 add Q33, and change Q14 to MMBT3904 for leakage
P37 change SW2 to S88U011700_SW-D193
P48 change CN9 to MOLEX,67913-0009 for factory repair
C217
P48 change CN9 connector value to MS50.* for ms50 only
P39 change L8,L18 to 1208-1000M-Q010 for fan
P38 mount R69,RR8,R66,R493,R494,NC R83,R82,R80 for disable CRT
P10 mount R547,R518,C454 JNC R540,C453,D38,R548,L21,L23,C414 for disable CRP4
C218
P8 change R67 value to 0.8,U_J,dummy R495,R492,R81 for CRT disable
P65 dummy R488,R489,R490,R487,R479,R70,R84 for CRT disable
P19 dummy R558 for G73M
P61 change R599 to X3S type
P22 dummy R5,R2,AR,R7,R10,C23,C25,C24,U26,R11
P63 change R588 to 100ohm Q402 1k
P30 add R331 for RCTCR57
P61 add PC366 for reserve PDS pin 4 connect to GND for preventing floating
C219
P16 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C220
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C221
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C222
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C223
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C224
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C225
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C226
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C227
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C228
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C229
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C230
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C231
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C232
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C233
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C234
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C235
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C236
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C237
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C238
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C239
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C240
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C241
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C242
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C243
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C244
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C245
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C246
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C247
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C248
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C249
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C250
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C251
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C252
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C253
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C254
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C255
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C256
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C257
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C258
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C259
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C260
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C261
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C262
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C263
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C264
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C265
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C266
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C267
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C268
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C269
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C270
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C271
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C272
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C273
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41 for power test
C274
P44 change PAD1 to pad_mnt28lx10
P54 update PL1,PL11 footprint for cold solder issue
P63 update L54 vendor to TKD
P28 delete L37 and short for inverter fuse current rating
P60 change PQ6,PC365 value to MS50.*
P56-62 delete P31,P34,P36,P37,P29,P30 and short
P54,P56-61 add TP29-41