



# GD1B Block Diagram



1. Level 1 Environment-related Substances Should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

			Rev	2A
			Title <b>Block Diagram</b>	
Size	Document Number		Rev	
B	<b>GD1B Main Board</b>		2A	
Date:	Monday, August 20, 2007	Sheet	1	of 35



Signal		965GM	965PM
VGA_27MHZ	R6	NI	121
VGA_27MHZ#	R7	NI	71.5
CLK_PCIE_VGA	RP5	NI	22X2
DREFSSCLK	RP6	22X2	NI
DREFCLK	RP10	22X2	NI

PIN 5 R72	PIN 9 R24	PIN 14/15	PIN 17/18
LO (10K)	LO (10K) HI (NC)	PCIEX9 DOT96	27MHZ LCD
HI (NC)	LO (10K) HI (NC)	PCIEX9 DOT96	PCIEX0 PCIEX0

ITP\_EN (PIN8)  
 LOW : PIN43/44 SRC  
 HIGH : PIN43,44 CPUTIP

PCIE_REQ1#	PCIE_L0	PCIE_L6	
PCIE_REQ2#	PCIE_L1	PCIE_L8	
PCIE_REQ3#	PCIE_L2	PCIE_L4	
PCIE_REQ4#	PCIE_L3	PCIE_L5	PCIE_L7


FSC BSEL2	FSB BSEL1	FSA BSEL0	CPU	SRC	PCI	REF	USB <sup>1</sup>	DOT <sup>1</sup>	Spread %
0	0	0	266.66	100	33.33	14.318	48	96	0.5 Down
0	0	1	133.33	100	33.33	14.318	48	96	0.5 Down
* 0	1	0	<b>200.00</b>	100	33.33	14.318	48	96	0.5 Down
0	1	1	166.66	100	33.33	14.318	48	96	0.5 Down
1	0	0	333.33	100	33.33	14.318	48	96	0.5 Down
1	0	1	100.00	100	33.33	14.318	48	96	0.5 Down
1	1	0	400.00	100	33.33	14.318	48	96	0.5 Down
1	1	1	200.00	100	33.33	14.318	48	96	0.5 Down

1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



Title: **CLOCK GENERATOR**  
 Size B Document Number: **GD1B Main Board** Rev 2A  
 Date: Monday, August 20, 2007 Sheet 2 of 35





**QUANTA COMPUTER**

Title: **CPU 2 of 2**


Size B Document Number: **GD1B Main Board** Rev 2A

Date: Monday, August 20, 2007 Sheet 4 of 35

1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.









**GMCH Strap pin description**

	Low	High
CgF5	DMIX2	* DMIX4
CgF6	RSVD	RSVD for 945GMS
CgF7	RSVD	* CPU type: Mobile CPU
CgF9	PCIe Graphics lan : Reverse Lane	* PCIe Graphics lan : Normal operation
CgF10	reserved	
CgF11	reserved	
CgF16	FSB Dynamic ODT Disabled	* FSB Dynamic ODT Enabled
CgF18	* GMCH core: 1.05V	GMCH core: 1.5V
CgF19	* DMI LANE Normal	DMI LANE Reversed
CgF20	* only SDVO or PCIe x1 is operational	SDVO and PCIe x1 are operation simultaneously via the PEG port
CgF[13:12]	00 = Partial clock gating disable 01 = XOR mode enabled 10 = All-Z mode enabled * 11 = Normal Operation(Default)	
Int.Pull-down : CFG 18,19,20 Int.Pull-high : CFG 3-17		



Place one cap close to every 2 pull-up resistors terminated to VccSus0\_9(Total 0.1u x 26)


**QUANTA COMPUTER**

Title: **GMCH DDR II 2 of 5**

Size: Document Number: **GD1B Main Board** Rev: 2A

Date: Monday, August 20, 2007 Sheet: 6 of 35






1. Level 1 Environment-related Substances Should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the Business Partners that Sony approves as Green Partners.



E@: PM965(EXT) should mount  
 I@: GM965(INT) should mount  
 @: please refer to form nearby

Signal	GM965	PM965
NB_VSYNC	R158 NI	0_4
	R168 30.1_4	NI
NB_HSYNC	R159 NI	0_4
	R166 30.1_4	NI
GFX	C112, C114~C129, C130~C145	0.1UF_4

Signal		965GM	965PM
NB_B	R160	0_4	NI
	R155	150_4	0_4
NB_G	R161	0_4	NI
	R157	150_4	0_4
NB_R	R162	0_4	NI
	R156	150_4	0_4
L_IBG	R147	2.4K_4	NI
LVDS	RP38, RP41~RP43	0X2	NI
L_BKLT_EN	R170	0_4	NI
L_CTRL_CLK	R130	10K	NI
L_CTRL_DATA	RP46	NI	0X4
	R145	10K	NI
LVDS_VDDEN	R146	0_4	NI
	RP38	0X2	NI
DDC2BC	R163	0_4	NI
DDC2BD	R164	0_4	NI
	R554	NI	0_4
CRT_TVO_IREF	R167	1.3K_4	0
L_DDC_CLK	RP46	NI	0X4
L_DDC_DATA	RP46	NI	0X4
BRIGHT	R173	0_4	NI
	R175	NI	0_4



**QUANTA COMPUTER**

Title: **GMCH DMI VEDIO 3 of 5**

Size: Document Number **GD1B Main Board** Rev 2A

Date: Monday, August 20, 2007 Sheet 7 of 35

1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

VCCP (965GM 1.31A)  
(965PM 1.57262A)

U5G

VCC CORE  
VCC\_1  
VCC\_2  
VCC\_3  
VCC\_4  
VCC\_5  
VCC\_6  
VCC\_7  
VCC\_8  
VCC\_9  
VCC\_10  
VCC\_11  
VCC\_12  
VCC\_13

POWER

VCC SM  
VCC\_SM\_1  
VCC\_SM\_2  
VCC\_SM\_3  
VCC\_SM\_4  
VCC\_SM\_5  
VCC\_SM\_6  
VCC\_SM\_7  
VCC\_SM\_8  
VCC\_SM\_9  
VCC\_SM\_10  
VCC\_SM\_11  
VCC\_SM\_12  
VCC\_SM\_13  
VCC\_SM\_14  
VCC\_SM\_15  
VCC\_SM\_16  
VCC\_SM\_17  
VCC\_SM\_18  
VCC\_SM\_19  
VCC\_SM\_20  
VCC\_SM\_21  
VCC\_SM\_22  
VCC\_SM\_23  
VCC\_SM\_24  
VCC\_SM\_25  
VCC\_SM\_26  
VCC\_SM\_27  
VCC\_SM\_28  
VCC\_SM\_29  
VCC\_SM\_30  
VCC\_SM\_31  
VCC\_SM\_32  
VCC\_SM\_33  
VCC\_SM\_34  
VCC\_SM\_35  
VCC\_SM\_36

VCC GFX  
VCC\_AXG\_1  
VCC\_AXG\_2  
VCC\_AXG\_3  
VCC\_AXG\_4  
VCC\_AXG\_5  
VCC\_AXG\_6  
VCC\_AXG\_7  
VCC\_AXG\_8  
VCC\_AXG\_9  
VCC\_AXG\_10  
VCC\_AXG\_11  
VCC\_AXG\_12  
VCC\_AXG\_13  
VCC\_AXG\_14  
VCC\_AXG\_15  
VCC\_AXG\_16  
VCC\_AXG\_17  
VCC\_AXG\_18  
VCC\_AXG\_19  
VCC\_AXG\_20  
VCC\_AXG\_21  
VCC\_AXG\_22  
VCC\_AXG\_23  
VCC\_AXG\_24  
VCC\_AXG\_25  
VCC\_AXG\_26  
VCC\_AXG\_27  
VCC\_AXG\_28  
VCC\_AXG\_29  
VCC\_AXG\_30  
VCC\_AXG\_31  
VCC\_AXG\_32  
VCC\_AXG\_33  
VCC\_AXG\_34

VCC GFX  
VCC\_AXG\_1  
VCC\_AXG\_2  
VCC\_AXG\_3  
VCC\_AXG\_4  
VCC\_AXG\_5  
VCC\_AXG\_6  
VCC\_AXG\_7  
VCC\_AXG\_8  
VCC\_AXG\_9  
VCC\_AXG\_10  
VCC\_AXG\_11  
VCC\_AXG\_12  
VCC\_AXG\_13  
VCC\_AXG\_14  
VCC\_AXG\_15  
VCC\_AXG\_16  
VCC\_AXG\_17  
VCC\_AXG\_18  
VCC\_AXG\_19  
VCC\_AXG\_20  
VCC\_AXG\_21  
VCC\_AXG\_22  
VCC\_AXG\_23  
VCC\_AXG\_24  
VCC\_AXG\_25  
VCC\_AXG\_26  
VCC\_AXG\_27  
VCC\_AXG\_28  
VCC\_AXG\_29  
VCC\_AXG\_30  
VCC\_AXG\_31  
VCC\_AXG\_32  
VCC\_AXG\_33  
VCC\_AXG\_34






VCC SM LIF  
VCC\_SM\_LF1  
VCC\_SM\_LF2  
VCC\_SM\_LF3  
VCC\_SM\_LF4  
VCC\_SM\_LF5  
VCC\_SM\_LF6  
VCC\_SM\_LF7

CRESTLINE\_1p0

VCC\_AXG\_NCTF\_1  
VCC\_AXG\_NCTF\_2  
VCC\_AXG\_NCTF\_3  
VCC\_AXG\_NCTF\_4  
VCC\_AXG\_NCTF\_5  
VCC\_AXG\_NCTF\_6  
VCC\_AXG\_NCTF\_7  
VCC\_AXG\_NCTF\_8  
VCC\_AXG\_NCTF\_9  
VCC\_AXG\_NCTF\_10  
VCC\_AXG\_NCTF\_11  
VCC\_AXG\_NCTF\_12  
VCC\_AXG\_NCTF\_13  
VCC\_AXG\_NCTF\_14  
VCC\_AXG\_NCTF\_15  
VCC\_AXG\_NCTF\_16  
VCC\_AXG\_NCTF\_17  
VCC\_AXG\_NCTF\_18  
VCC\_AXG\_NCTF\_19  
VCC\_AXG\_NCTF\_20  
VCC\_AXG\_NCTF\_21  
VCC\_AXG\_NCTF\_22  
VCC\_AXG\_NCTF\_23  
VCC\_AXG\_NCTF\_24  
VCC\_AXG\_NCTF\_25  
VCC\_AXG\_NCTF\_26  
VCC\_AXG\_NCTF\_27  
VCC\_AXG\_NCTF\_28  
VCC\_AXG\_NCTF\_29  
VCC\_AXG\_NCTF\_30  
VCC\_AXG\_NCTF\_31  
VCC\_AXG\_NCTF\_32  
VCC\_AXG\_NCTF\_33  
VCC\_AXG\_NCTF\_34  
VCC\_AXG\_NCTF\_35  
VCC\_AXG\_NCTF\_36  
VCC\_AXG\_NCTF\_37  
VCC\_AXG\_NCTF\_38  
VCC\_AXG\_NCTF\_39  
VCC\_AXG\_NCTF\_40  
VCC\_AXG\_NCTF\_41  
VCC\_AXG\_NCTF\_42  
VCC\_AXG\_NCTF\_43  
VCC\_AXG\_NCTF\_44  
VCC\_AXG\_NCTF\_45  
VCC\_AXG\_NCTF\_46  
VCC\_AXG\_NCTF\_47  
VCC\_AXG\_NCTF\_48  
VCC\_AXG\_NCTF\_49  
VCC\_AXG\_NCTF\_50  
VCC\_AXG\_NCTF\_51  
VCC\_AXG\_NCTF\_52  
VCC\_AXG\_NCTF\_53  
VCC\_AXG\_NCTF\_54  
VCC\_AXG\_NCTF\_55  
VCC\_AXG\_NCTF\_56  
VCC\_AXG\_NCTF\_57  
VCC\_AXG\_NCTF\_58  
VCC\_AXG\_NCTF\_59  
VCC\_AXG\_NCTF\_60  
VCC\_AXG\_NCTF\_61  
VCC\_AXG\_NCTF\_62  
VCC\_AXG\_NCTF\_63  
VCC\_AXG\_NCTF\_64  
VCC\_AXG\_NCTF\_65  
VCC\_AXG\_NCTF\_66  
VCC\_AXG\_NCTF\_67  
VCC\_AXG\_NCTF\_68  
VCC\_AXG\_NCTF\_69  
VCC\_AXG\_NCTF\_70  
VCC\_AXG\_NCTF\_71  
VCC\_AXG\_NCTF\_72  
VCC\_AXG\_NCTF\_73  
VCC\_AXG\_NCTF\_74  
VCC\_AXG\_NCTF\_75  
VCC\_AXG\_NCTF\_76  
VCC\_AXG\_NCTF\_77  
VCC\_AXG\_NCTF\_78  
VCC\_AXG\_NCTF\_79  
VCC\_AXG\_NCTF\_80  
VCC\_AXG\_NCTF\_81  
VCC\_AXG\_NCTF\_82  
VCC\_AXG\_NCTF\_83

AW45 C170 1U/6.3V 6  
BC39 C169 1U/6.3V 6  
BE39 C171 0.47U/10V 6  
BD17 C173 0.22U/6.3V 4  
BD4 C172 0.22U/6.3V 4  
AW8 C174 0.1U 4  
AT6 C175 0.1U 4

CRESTLINE\_1p0



CRESTLINE\_1p0

VCCP (1.3A)

U5F

VCC\_NCTF\_1  
VCC\_NCTF\_2  
VCC\_NCTF\_3  
VCC\_NCTF\_4  
VCC\_NCTF\_5  
VCC\_NCTF\_6  
VCC\_NCTF\_7  
VCC\_NCTF\_8  
VCC\_NCTF\_9  
VCC\_NCTF\_10  
VCC\_NCTF\_11  
VCC\_NCTF\_12  
VCC\_NCTF\_13  
VCC\_NCTF\_14  
VCC\_NCTF\_15  
VCC\_NCTF\_16  
VCC\_NCTF\_17  
VCC\_NCTF\_18  
VCC\_NCTF\_19  
VCC\_NCTF\_20  
VCC\_NCTF\_21

VCC\_AXM  
VCC\_AXM\_1  
VCC\_AXM\_2  
VCC\_AXM\_3  
VCC\_AXM\_4  
VCC\_AXM\_5  
VCC\_AXM\_6  
VCC\_AXM\_7

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

U5I

VSS\_1  
VSS\_2  
VSS\_3  
VSS\_4  
VSS\_5  
VSS\_6  
VSS\_7  
VSS\_8  
VSS\_9  
VSS\_10  
VSS\_11  
VSS\_12  
VSS\_13  
VSS\_14  
VSS\_15  
VSS\_16  
VSS\_17  
VSS\_18  
VSS\_19  
VSS\_20  
VSS\_21  
VSS\_22  
VSS\_23  
VSS\_24  
VSS\_25  
VSS\_26  
VSS\_27  
VSS\_28  
VSS\_29  
VSS\_30  
VSS\_31  
VSS\_32  
VSS\_33  
VSS\_34  
VSS\_35  
VSS\_36  
VSS\_37  
VSS\_38  
VSS\_39  
VSS\_40  
VSS\_41  
VSS\_42  
VSS\_43  
VSS\_44  
VSS\_45  
VSS\_46  
VSS\_47  
VSS\_48  
VSS\_49  
VSS\_50  
VSS\_51  
VSS\_52  
VSS\_53  
VSS\_54  
VSS\_55  
VSS\_56  
VSS\_57  
VSS\_58  
VSS\_59  
VSS\_60  
VSS\_61  
VSS\_62  
VSS\_63  
VSS\_64  
VSS\_65  
VSS\_66  
VSS\_67  
VSS\_68  
VSS\_69  
VSS\_70  
VSS\_71  
VSS\_72  
VSS\_73  
VSS\_74  
VSS\_75  
VSS\_76  
VSS\_77  
VSS\_78  
VSS\_79  
VSS\_80  
VSS\_81  
VSS\_82  
VSS\_83  
VSS\_84  
VSS\_85  
VSS\_86  
VSS\_87  
VSS\_88  
VSS\_89  
VSS\_90  
VSS\_91  
VSS\_92  
VSS\_93  
VSS\_94  
VSS\_95  
VSS\_96  
VSS\_97  
VSS\_98  
VSS\_99

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

U5J

VSS\_199  
VSS\_200  
VSS\_201  
VSS\_202  
VSS\_203  
VSS\_204  
VSS\_205  
VSS\_206  
VSS\_207  
VSS\_208  
VSS\_209  
VSS\_210  
VSS\_211  
VSS\_212  
VSS\_213  
VSS\_214  
VSS\_215  
VSS\_216  
VSS\_217  
VSS\_218  
VSS\_219  
VSS\_220  
VSS\_221  
VSS\_222  
VSS\_223  
VSS\_224  
VSS\_225  
VSS\_226  
VSS\_227  
VSS\_228  
VSS\_229  
VSS\_230  
VSS\_231  
VSS\_232  
VSS\_233  
VSS\_234  
VSS\_235  
VSS\_236  
VSS\_237  
VSS\_238  
VSS\_239  
VSS\_240  
VSS\_241  
VSS\_242  
VSS\_243  
VSS\_245  
VSS\_246  
VSS\_247  
VSS\_248  
VSS\_249  
VSS\_250  
VSS\_251  
VSS\_252  
VSS\_253  
VSS\_254  
VSS\_255  
VSS\_256  
VSS\_257  
VSS\_258  
VSS\_259  
VSS\_260  
VSS\_261  
VSS\_262  
VSS\_263  
VSS\_264  
VSS\_265  
VSS\_266  
VSS\_267  
VSS\_268  
VSS\_269  
VSS\_270  
VSS\_271  
VSS\_272  
VSS\_273  
VSS\_274  
VSS\_275  
VSS\_276  
VSS\_277  
VSS\_278  
VSS\_279  
VSS\_280  
VSS\_281  
VSS\_282  
VSS\_283  
VSS\_284  
VSS\_285  
VSS\_286

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

VSS\_287  
VSS\_288  
VSS\_289  
VSS\_290  
VSS\_291  
VSS\_292  
VSS\_293  
VSS\_294  
VSS\_295  
VSS\_296  
VSS\_297  
VSS\_298  
VSS\_299  
VSS\_300  
VSS\_301  
VSS\_302  
VSS\_303  
VSS\_304  
VSS\_305  
VSS\_306  
VSS\_307  
VSS\_308  
VSS\_309  
VSS\_310  
VSS\_311  
VSS\_312  
VSS\_313  
VSS\_315  
VSS\_316  
VSS\_317  
VSS\_318  
VSS\_319  
VSS\_320  
VSS\_321  
VSS\_322  
VSS\_323  
VSS\_324  
VSS\_325  
VSS\_326  
VSS\_327  
VSS\_328  
VSS\_329  
VSS\_330  
VSS\_331  
VSS\_332  
VSS\_333  
VSS\_334  
VSS\_335  
VSS\_336  
VSS\_337  
VSS\_338  
VSS\_339  
VSS\_340  
VSS\_341  
VSS\_342  
VSS\_343  
VSS\_344  
VSS\_345  
VSS\_346  
VSS\_347  
VSS\_348  
VSS\_349  
VSS\_350  
VSS\_351  
VSS\_352  
VSS\_353  
VSS\_354  
VSS\_355  
VSS\_356  
VSS\_357  
VSS\_358  
VSS\_359  
VSS\_360  
VSS\_361  
VSS\_362  
VSS\_363  
VSS\_364  
VSS\_365  
VSS\_366  
VSS\_367  
VSS\_368  
VSS\_369  
VSS\_370  
VSS\_371  
VSS\_372  
VSS\_373  
VSS\_374  
VSS\_375  
VSS\_376  
VSS\_377  
VSS\_378  
VSS\_379  
VSS\_380  
VSS\_381  
VSS\_382  
VSS\_383  
VSS\_384  
VSS\_385  
VSS\_386  
VSS\_387  
VSS\_388  
VSS\_389  
VSS\_390  
VSS\_391  
VSS\_392  
VSS\_393  
VSS\_394  
VSS\_395  
VSS\_396  
VSS\_397  
VSS\_398  
VSS\_399

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

CRESTLINE\_1p0

**QUANTA COMPUTER**

Title: **GMCH Power 4 of 5**

Size: **GD1B Main Board**

Monday, August 20, 2007


Rev 2A

Monday, August 20, 2007

Sheet 8 of 35

1. Level 1 Environment-related Substances Should NEVER be Used.  
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Any Approves as Green Partners.





Signal		965GM	965PM
VCCA_TV_DAC	L12	v	x
	C244	v	x
	C245	v	x
	C246	v	x
	C248	v	x
	R193	x	v
VCC1.5_TVDAC	L14	v	x
	C250	v	x
	C247	v	x
	R195	x	v
VCC1.5_QTVDAC	L17	v	x
	C257	v	x
	C258	v	x
	R197	x	v

Signal		965GM	965PM
VCCA_DAC_BG	L8	v	x
	C214	v	x
	R181	x	v
VCCSYN	R177	v	x
	C201	v	x
	C202	v	x
	R178	x	v
VCC3_CRT_DAC	L7	v	x
	C203	v	x
	C211	v	x
	R179	x	v
VCCD_LVDS	R198	v	x
	C265	v	x
	C264	v	x
	R199	x	v
VCCA_LVDS	R183	0_4	NC
	C208	0.01u_4	NC
	C209	0.1u_4	NC
	R184	NC	0_4
VCC_TX_LVDS	R192	v	x
	C240	v	x
	C238	v	x
	R191	x	v

1. Level 1 Environment-related Substances should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



**QUANTA  
COMPUTER**

Title: **GMCH Power 25 of 5**


Size B Document Number: **GD1B Main Board** Rev 2A

Date: Monday, August 20, 2007 Sheet 9 of 35

# CRT



# S-VIDEO\_OUT




**QUANTA COMPUTER**

Title: **CRT & S-VIDEO**

Size B Document Number: **GD1B Main Board** Rev 2A

Date: Monday, August 20, 2007 Sheet 10 of 35

1.Level 1 Environment-related Substances should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



**QUANTA COMPUTER**

Title: **DDRII**

Document Number: **GD1A Main Board**

Rev: **2A**


Date: **Tuesday, September 04, 2007** Sheet **11** of **35**

1. Level 1 Environment-related Substances should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.





WireLess Lan  
Express card  
10/100 Lan



**PCI bus info.**

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
T18402	AD23	REQ0# / GNT0#	PIRQ E/F/G



**A16 SWAP Override strap**

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---



**ICH8 Boot BIOS select**

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)





**QUANTA COMPUTER**

Title: **ICH8-M PCIE 2 of 4**


Size B Document Number: **GD1B Main Board** Rev 2A

Date: Monday, August 20, 2007 Sheet 13 of 35







1. This part should not contain any substances which are specified in SS-00259-1  
 2. Purchase ink, paint, wire rods and molding resins only from the business partners that Sony approves as Green Partners.



RSMRST# must be after RVCC3 10 ms



LCDID	Panel Type
X001	AUO -QD14TL0206
X010	CPT -CLAA141WB02A
X011	CPT -CLAA141WB05A




1.Level 1 Environment-related Substances Should NEVER be Used.  
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

**QUANTA COMPUTER**

Title: ICH8-M GPIO 3 of 4

Size B	Document Number	Rev 2A
GD1B Main Board		
Date: Monday, August 20, 2007	Sheet 14	of 35



ICH8M REV 1.0\_0

ICH8M REV 1.0\_0

1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Welding resins only from the business Partners that Sony approves as Green Partners.



**QUANTA COMPUTER**

Title: **ICH8-M Power 4 o 4**


Size	Document Number	Rev
	<b>GD1B Main Board</b>	<b>2A</b>

Date: Monday, August 20, 2007 Sheet 15 of 35



Express Board CON1(BTB)



Express Board CON2(BTB)



Fan Unit



Title			Express Card		
Size	Document Number				Rev
B	GD1B Main Board				2A
Date:	Monday, August 20, 2007	Sheet	16	of	35




1. This part should not contain any substances which are specified in SS-00259-1  
 2. Purchase ink, paint, wire rods and molding resins only from the business partners that Sony approves as Green Partners.



LED\_GP :LED WLEN LINK  
 Output Current : 7mA  
 Blink rate : 1 flash per every 3 sec.

WLSW:  
 Low : disable the radio.  
 High : Enable the radio.


Mini PCI-E Card FOR WL



<b>QUANTA COMPUTER</b>		
Title: <b>MINIPCI-E / MDC</b>		
Size: B	Document Number: <b>GD1B Main Board</b>	Rev: 2A
Date: Monday, August 20, 2007      Sheet 17 of 35		

1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

SPI Flash







I/O Address		
BADDR1-0	Index	Data
1 0	2E	2F
1 1	4E	4F
0 0	[HCFGBAH, HCFGBAL]   [HCFGBAH, HCFGBAL]+1	
0 1	XOR-TREE TEST	

DOCK\_RST# = BADDR0  
DK\_BAY\_PWREN = BADDR1

BT\_PEN# : SHBM(If = 0 Enable share host BIOS memory)

PWROK must be after HWPG at least 10ms  
VRON must be after PGOOD at least 99ms

MAINON <-- 3ms --> MAION1  
MAINON <-- 3.5ms --> MAION2



JTAG SELECT CONFIGURATION

JEN0(PIN24)	JENK(PIN53)	Functionality of PINs (17,20,21,23,25,27)	Functionality of PINs (47,48,50,51,52)
NC	NC	GPIO	KEYBOARD OUTPUT
10K PD	NC	JTAG Signal	KEYBOARD OUTPUT
NC	10K PD	GPIO	JTAG Signal
10K PD	10K PD		Illegal Strap combination






1.Level 1 Environment-related Substances should NEVER be Used.  
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

**QUANTA COMPUTER**

Title: **WPC8763L & SPI FLASH**

Size: Document Number: **GD1B Main Board** Rev 2A

Date: Monday, August 20, 2007 Sheet 18 of 35




1. Level 1 Environment-related Substances Should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.


**QUANTA COMPUTER**

Title: **Audio ALC268**


Size: Custom	Document Number: <b>GD1B Main Board</b>	Rev: 2A
Date: Wednesday, August 22, 2007	Sheet: 19 of 35	



Headphone MUTE



1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



**QUANTA  
COMPUTER**


Title: **Audio AMP. & Speaker**

Size Custom	Document Number <b>GD1B Main Board</b>	Rev 2A
----------------	---	-----------


Date: **Monday, August 20, 2007** Sheet **20** of **35**




# ODD CONNECTOR



0618 Eric\_add ESD diode for ODD ESD issue




# HDD CONNECTOR




0611 Eric\_modify HDD FP for SMT shift issue



# TouchPAD Board CON(FPC)



# Button CON(FFC)





# PSW Board CON(Inverse FFC)






Title		
HDD/ODD/PSW/BUT/TP		
Size	Document Number	Rev
B	GD1B Main Board	3A
Date:	Monday, August 20, 2007	Sheet 21 of 35

1.Level 1 Environment-related Substances Should NEVER be Used.  
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.


Keyboard




0711 Eric\_modify FP for 2nd IR




USB Port x 2




Felica



ODD




PCI Bus



Title		K/B ,USB Device
Size	Document Number	Rev
B	GD1B Main Board	3A
Date:	Monday, August 20, 2007	Sheet 22 of 35

1.Level 1 Environment-related Substances Should NEVER be Used.  
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



1. Level 1 Environment-related Substances Should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.





## QUANTA COMPUTER

Title: **TI-8402 IEEE1394**

Size B	Document Number	Rev 2A
<b>GD1B Main Board</b>		
Date:	Monday, August 20, 2007	Sheet 23 of 35

P19	D3/CAD0	MS_CD#	A8	MS_CD#	MS_CD# (16)
N18	D4/CAD1	MS_BS/SD_CMD/xD_WE#	A7	MS_BS	MS_BS (16)
N17	D11/CAD2	MS_CLK/SD_CLK/xD_ELPW#	B7	MS_CLK	MS_CLK (16)
M15	D5/CAD3	MS_SDIO/SD_DAT0/xD_D0	C7	MS_SDIO	MS_SDIO (16)
N19	D12/CAD4	MS_DATA1/SD_DAT1/xD_D1	A6	MS_DATA1	MS_DATA1 (16)
M18	D6/CAD5	MS_DATA2/SD_DAT2/xD_D2	B6	MS_DATA2	MS_DATA2 (16)
M17	D13/CAD6	MS_DATA3/SD_DAT3/xD_D3	A6	MS_DATA3	MS_DATA3 (16)
L19	D7/CAD7				
L18	D15/CAD8	SD_CD#	E9	SD_CD#	
L15	A10/CAD9	SD_CLK/xD_RE#	A4	SD_CLK	
K18	CE2#/CAD10	SD_CMD/xD_ALE#	C5	SD_CMD	
K17	QE#/CAD11	SD_DAT0/xD_D4	C6	SD_DATA0	
K15	A11/CAD12	SD_DAT1/xD_D5	A5	SD_DATA1	
J18	IORD#/CAD13	SD_DAT2/xD_D6	B5	SD_DATA2	
J15	A9/CAD14	SD_DAT3/xD_D7	E6	SD_DATA3	
J17	IOWR#/CAD15	SD_WP#	E7	SD_WP#	
H19	A17/CAD16				
F15	A24/CAD17	SM_CD#	B8	SM_CD#	
E17	A7/CAD18	xD_CLE	B4	xD_CLE	
D19	A25/CAD19				
A16	A6/CAD20	xD_CD#/xD_PHYS_WP#	A3	xD_CD#	
F14	A5/CAD21				
B15	A4/CAD22	SC_CD#	E3	SC_CD#	
B14	A3/CAD23	SC_CLK	E2	SC_CLK	
A14	A2/CAD24	SC_DATA	E1	SC_DATA	
C13	A1/CAD25	SC_FCB	E3	SC_FCB	
B13	A0/CAD26	SC_OC#	G5	SC_OC#	
C11	D0/CAD27	SC_PWR_CTRL	D1	SC_PWR_CTRL	
F11	D8/CAD28	SC_RFU	F5	SC_RFU	
F11	D1/CAD29	SC_RST	F5	SC_RST	
A10	D9/CAD30	SC_VCC_5V	G6	SC_VCC_5V	
C10	D10/CAD31				
L17	CE1#/CCBE0#	MC_PWR_CTRL_0	C8	MC_PWR_MS	
H18	A8/CCBE1#	MC_PWR_CTRL_1	F8	MC_PWR_SD	
E18	A12/CCBE2#				
E13	REG#/CCBE3#				
F18	A16/CLK	MS/SD:	D2	MS/SD:	
A11	WP/CLKRUN#	High Active PWR CTL	D3	High Active PWR CTL	
C15	RESET/CRST#		D17		
H14	A13/CPAR		D18		
E19	A23/CFRAME#		E5		
F17	A15/CRDY#		N14		
G15	A22/CTRDY#		P18		
G18	A20/CSTOP#		T3		
F19	A21/CDEVELSEL#		T17		
C14	CREQ/INPACK#		U1		
G17	WE#/CGNT#		U2		
G19	A14/CPERR#		U3		
C12	WAIT#/CSERR#		U4		
E12	READY/CINT#		U12		
A12	BVD1/STSCHG#		U16		
B12	BVD2/CAUDIO		U17		
H15	A19/CBLOCK#		U18		
			V1		
			V2		
			V3		
			V4		
N15	CD1#/CCD1#		V12		
B11	CD2#/CCD2#		V17		
A13	VS1#/CVS1		V18		
B16	VS2#/CVS2		V19		
B10	D2		W2		
M19	D14		W3		
H17	A18		W12		
			W18		

PCI8402



**QUANTA COMPUTER**


Title: **TI-8402 MS & SD**

Size B Document Number: **GD1B Main Board** Rev 3A

Date: Monday, August 20, 2007 Sheet 24 of 35

1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.





070502 Elijah adds PQ83 - PQ98 footprints.

1. Level 1 Environment-related Substances should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



**QUANTA COMPUTER**

Title: **VCC\_CORE**

Size: Custom Document Number: **GD1B Main Board** Rev: 2A


Date: Monday, August 20, 2007 Sheet 25 of 35

# 1.8VSUS/VTT\_MEM/VCC1.5




1. Level 1 Environment-related Substances Should NEVER be Used.  
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



Title: 1.8VSUS, VTT_MEM, VCC1.5	
Size: Document Number	Rev: 2A
GD1B Main Board	
Date: Monday, August 20, 2007	Sheet: 26 of 35



$$V_{out1} = (1 + R_h/R_l) * 0.5$$



$$V_{out1} = (1 + R_h/R_l) * 0.5$$



$$V_o = (0.8 * (R_h + R_l)) / R_l$$

ADJ=GND,  $V_o$  = Fix 2.5V

**QUANTA COMPUTER**

File: **VCC1.25, VCCP, VCC2.5, VCC1.8 & 3V3**







Size: Document Number: **GD1B Main Board** Rev: 2A

Date: Monday, August 20, 2007 Sheet: 27 of 35

1. Level 1 Environment-related Substances Should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

070125Sun\_Adjust pin assignment

070125Sun\_Adjust pin assignment







1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

**QUANTA COMPUTER**


Title: **Power Charger & LAN CON**


Size B: Document Number **GD1A Main Board** Rev 2A

Date: Tuesday, September 04, 2007 Sheet 28 of 35



1. Level 1 Environment-related Substances Should NEVER be Used.  
 2. Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

 <b>QUANTA COMPUTER</b>		Title	
		Discharge, SUSD, RVCCD, MAIND	
Size	Document Number	Rev	
Custom	GD1A Main Board	2A	
Date:	Tuesday, September 04, 2007	Sheet	29 of 35



	Io	V_PWRCTRL	
		Low	High
Ext :ATI M71-M74	15A	1.2V (D4,D3,D2,D1,D0=0,0,0,1,0)	1.0V (D4,D3,D2,D1,D0=0,1,0,1,0)
Int :North Bridge	7.7A	VID	

**QUANTA COMPUTER**

Title: **VGA\_CORE, VCC\_AKG**

Size: Document Number: **GD1B Main Board** Rev 2A

Date: Monday, August 20, 2007 Sheet 30 of 35

070502 Elijah adds PQ109 - PQ116 footprints.







1.Level 1 Environment-related Substances Should NEVER be Used.  
 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



U3001A PART 1 OF 7

GFX_TXP0	AK33	PCIE_RX0P	PCIE_TX0P	AG31	C GFX_RXP0	C3000	E@0.1U_4	GFX_RXP0	E@0.1U_4	GFX_RXN0
GFX_TXN0	AJ33	PCIE_RX0N	PCIE_TX0N	AG30	C GFX_RXN0	C3001	E@0.1U_4	GFX_RXN0	E@0.1U_4	GFX_RXN0
GFX_TXP1	AJ35	PCIE_RX1P	PCIE_TX1P	AF31	C GFX_RXP1	C3002	E@0.1U_4	GFX_RXP1	E@0.1U_4	GFX_RXN1
GFX_TXN1	AJ34	PCIE_RX1N	PCIE_TX1N	AF30	C GFX_RXN1	C3003	E@0.1U_4	GFX_RXN1	E@0.1U_4	GFX_RXN1
GFX_TXP2	AH35	PCIE_RX2P	PCIE_TX2P	AF28	C GFX_RXP2	C3004	E@0.1U_4	GFX_RXP2	E@0.1U_4	GFX_RXN2
GFX_TXN2	AH34	PCIE_RX2N	PCIE_TX2N	AF27	C GFX_RXN2	C3005	E@0.1U_4	GFX_RXN2	E@0.1U_4	GFX_RXN2
GFX_TXP3	AG35	PCIE_RX3P	PCIE_TX3P	AD31	C GFX_RXP3	C3006	E@0.1U_4	GFX_RXP3	E@0.1U_4	GFX_RXN3
GFX_TXN3	AG34	PCIE_RX3N	PCIE_TX3N	AD30	C GFX_RXN3	C3007	E@0.1U_4	GFX_RXN3	E@0.1U_4	GFX_RXN3
GFX_TXP4	AF33	PCIE_RX4P	PCIE_TX4P	AD28	C GFX_RXP4	C3008	E@0.1U_4	GFX_RXP4	E@0.1U_4	GFX_RXN4
GFX_TXN4	AE33	PCIE_RX4N	PCIE_TX4N	AD27	C GFX_RXN4	C3009	E@0.1U_4	GFX_RXN4	E@0.1U_4	GFX_RXN4
GFX_TXP5	AE35	PCIE_RX5P	PCIE_TX5P	AB31	C GFX_RXP5	C3010	E@0.1U_4	GFX_RXP5	E@0.1U_4	GFX_RXN5
GFX_TXN5	AE34	PCIE_RX5N	PCIE_TX5N	AB30	C GFX_RXN5	C3011	E@0.1U_4	GFX_RXN5	E@0.1U_4	GFX_RXN5
GFX_TXP6	AD35	PCIE_RX6P	PCIE_TX6P	AB28	C GFX_RXP6	C3012	E@0.1U_4	GFX_RXP6	E@0.1U_4	GFX_RXN6
GFX_TXN6	AD34	PCIE_RX6N	PCIE_TX6N	AB27	C GFX_RXN6	C3013	E@0.1U_4	GFX_RXN6	E@0.1U_4	GFX_RXN6
GFX_TXP7	AC35	PCIE_RX7P	PCIE_TX7P	AA31	C GFX_RXP7	C3014	E@0.1U_4	GFX_RXP7	E@0.1U_4	GFX_RXN7
GFX_TXN7	AC34	PCIE_RX7N	PCIE_TX7N	AA30	C GFX_RXN7	C3015	E@0.1U_4	GFX_RXN7	E@0.1U_4	GFX_RXN7
GFX_TXP8	AB33	PCIE_RX8P	PCIE_TX8P	AA28	C GFX_RXP8	C3016	E@0.1U_4	GFX_RXP8	E@0.1U_4	GFX_RXN8
GFX_TXN8	AA33	PCIE_RX8N	PCIE_TX8N	AA27	C GFX_RXN8	C3017	E@0.1U_4	GFX_RXN8	E@0.1U_4	GFX_RXN8
GFX_TXP9	AA35	PCIE_RX9P	PCIE_TX9P	W31	C GFX_RXP9	C3018	E@0.1U_4	GFX_RXP9	E@0.1U_4	GFX_RXN9
GFX_TXN9	AA34	PCIE_RX9N	PCIE_TX9N	W30	C GFX_RXN9	C3019	E@0.1U_4	GFX_RXN9	E@0.1U_4	GFX_RXN9
GFX_TXP10	Y35	PCIE_RX10P	PCIE_TX10P	W28	C GFX_RXP10	C3020	E@0.1U_4	GFX_RXP10	E@0.1U_4	GFX_RXN10
GFX_TXN10	Y34	PCIE_RX10N	PCIE_TX10N	W27	C GFX_RXN10	C3021	E@0.1U_4	GFX_RXN10	E@0.1U_4	GFX_RXN10
GFX_TXP11	W35	PCIE_RX11P	PCIE_TX11P	V31	C GFX_RXP11	C3022	E@0.1U_4	GFX_RXP11	E@0.1U_4	GFX_RXN11
GFX_TXN11	W34	PCIE_RX11N	PCIE_TX11N	V30	C GFX_RXN11	C3023	E@0.1U_4	GFX_RXN11	E@0.1U_4	GFX_RXN11
GFX_TXP12	V33	PCIE_RX12P	PCIE_TX12P	V28	C GFX_RXP12	C3024	E@0.1U_4	GFX_RXP12	E@0.1U_4	GFX_RXN12
GFX_TXN12	U33	PCIE_RX12N	PCIE_TX12N	V27	C GFX_RXN12	C3025	E@0.1U_4	GFX_RXN12	E@0.1U_4	GFX_RXN12
GFX_TXP13	U35	PCIE_RX13P	PCIE_TX13P	U31	C GFX_RXP13	C3026	E@0.1U_4	GFX_RXP13	E@0.1U_4	GFX_RXN13
GFX_TXN13	U34	PCIE_RX13N	PCIE_TX13N	U30	C GFX_RXN13	C3027	E@0.1U_4	GFX_RXN13	E@0.1U_4	GFX_RXN13
GFX_TXP14	T35	PCIE_RX14P	PCIE_TX14P	U28	C GFX_RXP14	C3028	E@0.1U_4	GFX_RXP14	E@0.1U_4	GFX_RXN14
GFX_TXN14	T34	PCIE_RX14N	PCIE_TX14N	U27	C GFX_RXN14	C3029	E@0.1U_4	GFX_RXN14	E@0.1U_4	GFX_RXN14
GFX_TXP15	R35	PCIE_RX15P	PCIE_TX15P	R31	C GFX_RXP15	C3030	E@0.1U_4	GFX_RXP15	E@0.1U_4	GFX_RXN15
GFX_TXN15	R34	PCIE_RX15N	PCIE_TX15N	R30	C GFX_RXN15	C3031	E@0.1U_4	GFX_RXN15	E@0.1U_4	GFX_RXN15

PCI - EXPRESS INTERFACE






1st LVDS CH



Title		ATI M64M PCIE
Size B	Document Number	GD1B Main Board
Date:	Monday, August 20, 2007	Sheet 31 of 35
		Rev 2A

1. Level 1 Environment-related Substances Should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



**QUANTA COMPUTER**


**ATI M71**

**GD1B Main Board**


Rev 2A

1. Level 1 Environment-related Substances should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.





Signal	DDR1,2	DDR3
MVREF to 1.8V	100R	40.2R
MVREF to GND	100R	100R



1. Level 1 Environment-related Substances Should NEVER be Used.  
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.


**QUANTA COMPUTER**

ATI M64M VRAM



GD1B Main Board

Monday, August 20, 2007 Sheet 34 of 35 Rev 2A

Channel B



OPTION STRAPS



M64-M Strap

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: full Tx output swing	0 (internal pull-down)
TX_DEEMPH_EN	GPIO1	(recommended) Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled (recommended)	0 (internal pull-down)
Reserved	GPIO(3:2)	ATI internal use only. Other logic must not affect this signal during RESET.(GPIO2=VDD_VCL)	00
DEBUG_ACCESS	GPIO4	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible	0 (internal pull-down)
PLL_IBIAS_RD	GPIO[6:5]	Bias Current for the PCI Express PHY PLL	01
Reserved	GPIO8	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM Output from ROM)	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 000x - No ROM, MEM_AP_SIZE=00 128MB 001x - No ROM, MEM_AP_SIZE=01 256MB 010x - No ROM, MEM_AP_SIZE=10 64MB(Default) 011x - No ROM, MEM_AP_SIZE=11 Reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P10 ROM (ST), chip IDIs from ROM 1100 - Serial M25P05 ROM (ST), chip IDIs from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	GPIO[9,13,12,11] 0000 (internal pull-down)
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0- Slave VIP host port device present. 1-No slave VIP port devices reporting presence during reset	0 (internal pull-down)
Reserved	PCIE_TEST	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM Output from ROM)	0
Reserved	HSYNC	ATI internal use only. Other logic must not affect this signal during RESET.(Serial ROM Output from ROM)	0

VRAM Straps

REV. 0.1

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYP[1:0]	GPIO 27,26	Memory identification for BIOS 00 - Infineon GDDR3 : 2M x 32 bits x 4 banks(Default) 01 - SAMSUNG GDDR3 : 2M x 32 bits x 4 banks 10 - RESERVED 11 - RESERVED	00

MEMTYP3	MEMTYP2	MEMTYP1	MEMTYP0	R3140	R3141	R3138	R3139	R3142	R3143	R3144	R3145	
0	0	0	0	NC	10K	NC	10K	NC	10K	NC	10K	000 - Infineon GDDR3 : 2M x 32 bits x 4 banks
0	0	0	1	NC	10K	10K	NC	NC	10K	NC	10K	001 - SAMSUNG GDDR3(G) : 2M x 32 bits x 4 banks
0	0	1	0	10K	NC	NC	10K	NC	10K	NC	10K	010 - Hynix GDDR3: 2M x 32 bits x 4 banks
0	0	1	1	10K	NC	10K	NC	NC	10K	NC	10K	011 - SAMSUNG GDDR3(I) : 2M x 32 bits x 4 banks
0	1	0	0	NC	10K	NC	10K	10K	NC	NC	10K	100 - Samsung GDDR3 : 16Mx32
0	1	0	1	NC	10K	10K	NC	NC	10K	NC	10K	101 - Hynix GDDR3 : 16Mx32
0	1	1	0	10K	NC	NC	10K	10K	NC	NC	10K	101 - Qimonda GDDR3 : 16Mx32
0	1	1	1	10K	NC	10K	NC	10K	NC	NC	10K	



Title			ATI M64-M STRAP		
Size	Document Number	Rev			
Custom	GD1B Main Board	2A			
Date:	Tuesday, September 04, 2007	Sheet	35	of	35

1.Level 1 Environment-related Substances should NEVER be Used.  
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.