





CLOCK GENERATOR




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz


CPU bracket Hole.




PAD and HOLE







MINI CARD Hole.




MDC Hole.



VGA bracket Hole.




EMI capacitive



PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number CLOCK & Screw Holes	Rev 1A
Date: Wednesday, December 02, 2009 Sheet		2 of 44

	DIS	UMA
Ra	NA	0 ohm
Rb	0 ohm	NA
Rc	0 ohm	NA



JTAG MAPPING

Scan Chain (Default)	STUFF -> R97, R89, R90 NO STUFF -> R84, R512
CPU Only	STUFF -> R97, R84 NO STUFF -> R89, R512, R90
GMCH Only	STUFF -> R512, R90 NO STUFF -> R97, R84, R89

PROJECT : SW9
Quanta Computer Inc.



Size Custom	Document Number PROCESSOR 1/4(HOST&PEX)	Rev 1A
-------------	---	-----------

Date: Wednesday, December 02, 2009 Sheet 3 of 44


Use a voltage divider with VDDQ (1.5V) rail (ON in S3) and resistor combination of 4.75K (to VDDQ)/12K(to GND) to generate the required voltage.
Note: CRB uses a 3.3V (always ON) rail with 2K and 1K combination.

[5,10,11,31,34,35] +1.1V_VTT
[5,12,13,36,37,39] +1.5VSUS
[2,7,8,9,10,11,12,13,19,20,21,22,23,24,25,26,27,28,29,30,34,37,39] +3V

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)






	DIS	UMA
Rc	NA	4.7K
Rd	NA	0 ohm
Re	NA	0 ohm
Rf	NA	NA



Please note that +VCC_GFX_CORE should be 1.05V in Auburndale



VTT Rail Values are
Auburndal VTT=1.05V
Clarksfield VTT=1.1V

	DIS	UMA
Ra	0 ohm	NA



HFM_VID : Max 1.4V
LFM_VID : Min 0.65V

[34] +VCORE
[12,13,36,37,39] +1.1V_VTT
[10,11,33,37,39] +1.5VSUS
+1.8V






PROJECT : SW9
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PROCESSOR 3/4(POWER)	1A
Date: Wednesday, December 02, 2009 Sheet		5 of 44

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1


CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG

PROJECT : SW9
Quanta Computer Inc.


Size Custom Document Number **PROCESSOR 4/4(GND)** Rev 1A
 Date: Wednesday, December 02, 2009 Sheet 6 of 44

INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs




IBEX PEAK-M (HDA,JTAG,SATA)



UMA LVDS & CRT signals







IBEX PEAK-M (LVDS,DDI)




1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.

R522 10K/F 4 SATA_LED#





IBEX PEAK-M (PCI-E, SMBUS, CLK)





PROJECT : SW9
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 2/5 (PCIE, SMBUS, CLK)	1A




Date: Wednesday, December 02, 2009 Sheet 8 of 44

IBEX PEAK-M (PCI,USB,NVRAM)

For Switchable only




IBEX PEAK-M (DMI,FDI,GPIO)



PROJECT : SW9
Quanta Computer Inc.
 Size Custom Document Number PCH 3/5(PCI,ONFI,USB,DMI) Rev 1A
 Date: Wednesday, December 02, 2009 Sheet 9 of 44

[2,3,7,8,10,11,12,13,19,20,21,22,23,24,25,26,27,28,29,30,34,37,39] +1.05V
 [3,8,10,11,14,37] +3V
 +3VS5


IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)







Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6
LG/CB	0=LG 1=CB						
UMA/Dis.		0=UMA 1=Dis.					
15.6" / 14"			0=QL4/TW9 1=QL2/SW9				
MDC				0=YES 1=NO			

Board ID	ID6	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RDO (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RDO (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)

BOARD ID SETTING





IBEX PEAK-M (GND)




Boot BIOS Strap

PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI




No Reboot Strap




Size: Custom Document Number: PCH 4/5 (GPIO & Strap) Rev: 1A

Date: Wednesday, December 02, 2009 Sheet 10of 44



	DIS	UMA
Ra	0 ohm	NA
Rb	NA	0 ohm
Rc	0 ohm	NA
Rd	NA	0 ohm



0.073A

0.163A

0.357A

2mA













6mA

- [2,7,8,9,27,31,33,34,39] +1.05V
- [3,5,10,31,34,35] +1.1V_VTT
- [5,10,33,37,39] +3V
- [3,8,9,10,14,37] +3VSS
- [19,20,22,23,25,26,28,30,37] +5V
- [37] +5VSS

PROJECT : SW9
Quanta Computer Inc.


Size Custom Document Number **PCH 5/5 (POWER)** Rev 1A

Date: Wednesday, December 02, 2009 Sheet 11of 44





PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM-0	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 12 of 44		



SO-DIMMB SPD Address is 0XA4
 SO-DIMMB TS Address is 0X34




[12,36] +0.75V_DDR_VTT
 [5,12,36,37,39] +1.5VSUS
 [7,19,21,23,26,27,28,31,32,33,35,37,38,39] +3VPCU
 [27,31,32,33,34,35,36,37] +5VPCU

PROJECT : SW9
Quanta Computer Inc.


Size Custom	Document Number DDR3 DIMM-1	Rev 1A
-------------	---------------------------------------	-----------

Date: Wednesday, December 02, 2009 Sheet 13 of 44


power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V NVVDD Maximum Settling Time









PEX_RST timing




U27A

PBGA533-NVIDIA-GEFORCE250 N10M





For Switchable only



VGA Thermal Circuit => Del 6/16

PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number N10M-GE (PCIE I/F) 1/5	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 14 of 44		












PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number N10M-GE (MEMORY I/F) 2/5	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 15 of 44		

D
C
B
A


D
C
B
A




STUFF PDs on XTALSSIN and XTALOUTBUFF WHEN EXT_SS
Install it when not connected to Spread spectrum device

PROJECT : SW9
Quanta Computer Inc.


Size Custom	Document Number N10M-GE (DISPLAY) 3/5	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 16 of 44		



Only for N10M



For Discrete Only




Mount Q15, Q30, R801, R802
For Switchable only

CHIP	PCI_DEVID:	STRAP
N11P-GE1	0x0A29	1001 PU 10K
N11M-GE1	0x0A75	1010 PD 30K

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SEE Datasheet for details on N10P Straps!



(Ra)


4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]Default: Hynix VRAM
 10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
 15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
 30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (0402)]
 35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1% (0402)]
 45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0		
ROM_SO	NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK		PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI		RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2		PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1		3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0		USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000		Reserved		
0001	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Qimonda	IDGH1G-04A1F1C-16X	PD 10K
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix	H5TQ1G63BF-12C	PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung	K4W1G1646E-EC12	PD 20K
0101		Reserved		
0110		Reserved		
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Hynix	H5TQ1G63AFR-14C	
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Samsung	K4W1G1646E-EC12	


(Ra)



GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

HDPC ROM




DHCP ROM	
HDPC_SCL	Low: Crypto ROM Hi: I2C ROM

PROJECT : SW9
Quanta Computer Inc.

Size Custom Document Number **N10M-GE (GPIO&STRAPS) 4/5** Rev 1A
 Date: Wednesday, December 02, 2009 Sheet 17 of 44




CHANNEL A: 256MB/512MB DDR3





PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number N10M-GE VRAM-(DDR3 BGA96)	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 18 of 44		

CRT PORT




USB CONNECTOR



1. NBSWON1#
2. GND
3. GND
4. LID_EC#
5. +3V
6. +3VPCU







TO M/B CON.

PV Change CN2 footprint 88501-2001-24p-I-nb5




	PROJECT : SW9 Quanta Computer Inc.	
	Size Custom	Document Number RTS5159 & CR SOCKET
Date: Wednesday, December 02, 2009 Sheet 21 of 44		

[2,3,7,8,9,10,11,12,13,19,20,22,23,24,25,26,27,28,29,30,34,37,39] +3VPCU +3V





AUDIO CONNECTOR

10/07




AUDIO JACKS CHANGE TO NORMAL OPEN



PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number Azalia ALC272/BT CONN	Rev 1A
Date: Wednesday, December 02, 2009 Sheet		22 of 44





AUDIO AMPLIFIER




INT. SPEAKER

6017A2 Gain Table


GAIN0	GAIN1	AV(INV)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




MDC CONNECTOR



LED




Close to U21 For EMI



PROJECT : SW9
Quanta Computer Inc.









Size	Document Number	Rev
Custom	AMP_TPA6017/SPK/MDC/LED	1A

Date: Wednesday, December 02, 2009 Sheet 23 of 44



Clock Resource


For AR8131/M Input 25MHz: Remove Ra
 For AR8131/M Input 48MHz: Stuff Ra




GIGABIT AL008131001
 10/100 AL008132002

[2,3,7,8,9,10,11,12,13,19,20,21,22,23,25,26,27,28,29,30,34,37,39] +3V
 [37] +3VLANVCC

Transformer for 10/100/1000




Lan Connector




PROJECT : SW9
 Quanta Computer Inc.

Size Custom	Document Number AR8131(M)/RJ45	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 24 of 44		


SATA ODD




Bluetooth





SATA_1 CONNECTOR



TOUCH PAD CONNECTOR




TOUCH PAD L/R SW1,SW2 in QL2 use, SW3,SW4 in SW9 use




	PROJECT : SW9 Quanta Computer Inc.	
	Size Custom	Document Number ODD/HDD/NEW CARD/TP
Date: Wednesday, December 02, 2009 Sheet 25 of 44		

KEYBOARD Con.




CPU FAN



Capacity board Con.





E-SATA/USB COMBO



		<p>PROJECT : SW9 Quanta Computer Inc.</p>	
<p>Size Custom</p>	<p>Document Number KB/PWR/ESATA/FAN/CAM/MIC</p>	<p>Rev 1A</p>	<p>Date: Wednesday, December 02, 2009 Sheet 26 of 44</p>




[2,3,7,8,9,10,11,12,13,19,20,21,22,23,24,25,27,28,29,30,34,37,39] +5V
 [7,19,21,23,27,28,31,32,33,35,37,38,39] +3V
 [27,31,32,33,34,35,36,37] +5VPCU

thermal shutdown circuit



SPI BIOS


512K byte SPI ROM for EC SPI ROM Socket
 MXIC: AKE3KZP0001 DG008000031



PROJECT : SW9
Quanta Computer Inc.



Size Custom Document Number **KB3926/ROM/TP** Rev 1A

Date: Wednesday, December 02, 2009 Sheet 27 of 44




Adapter table select


ID	Ra	Rb
120W	10K	N/A
65W/90W	N/A	10K



Mini PCI-E Card 1 WLAN




Mini PCI-E Card 2 Robson




[37] +1.5V
[2,3,7,8,9,10,11,12,13,19,20,21,22,23,24,25,26,27,29,30,34,37,39] +3V
[7,19,21,23,26,27,31,32,33,35,37,38,39] +3VPCU
[11,19,20,22,23,25,26,30,37] +5V

		PROJECT : SW9	
		Quanta Computer Inc.	
Size Custom	Document Number	MINI PCIE CONN X2	
		Rev	1A
Date: Wednesday, December 02, 2009		Sheet	28of 44





DEL Switch IC



DEL Switch IC

SEL	FUNCTION
LOW	DGPU
HIGH	IGPU

SELx	Ay
LOW	B1
HIGH	B2




Discrete Only



PROJECT : SW9
Quanta Computer Inc.


Size Custom	Document Number LVDS / CRT Switch	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 29 of 44		

DGPU_HDMI






IGPU_HDMI

HDMISwitch



To HDMI Conn.

Only for NVIDIA



For Switchable Only

OC SETTING



S2 S1 S0 = 1 : 1 : 1 500mV 0dB Default
 S2 S1 S0 = 1 : 1 : 0 750mV 0dB
 S2 S1 S0 = 1 : 0 : 1 1000mV 0dB
 S2 S1 S0 = 1 : 0 : 0 600mV 0dB
 S2 S1 S0 = 0 : 1 : 1 500mV 0dB
 S2 S1 S0 = 0 : 1 : 0 500mV 1.5dB
 S2 S1 S0 = 0 : 0 : 1 500mV 3.5dB
 S2 S1 S0 = 0 : 0 : 0 500mV 6dB

OE#	SEL2	SEL1	Ay
0	X	1	A
0	1	0	B

SEL	FUNCTION
LOW	DGPU
HIGH	IGPU



EQ SETTING

S1 S0 = 1 : 1 3dB Default
 S1 S0 = 1 : 0 8dB
 S1 S0 = 0 : 1 3dB
 S1 S0 = 0 : 0 15dB



Mount R629 / R632 for UMA only


HDMI PORT



Close to CN20




PROJECT : SW9
 Quanta Computer Inc.



+1.1V_PCH Volt +/- 5%
Continue current:10A
Peak current:12A
OCp minimum 15A


- GFXVR_VID_0 R
- GFXVR_VID_1 R
- GFXVR_VID_2 R
- GFXVR_VID_3 R
- GFXVR_VID_4 R
- GFXVR_VID_5 R
- GFXVR_VID_6 R
- 8152VRON


	PROJECT : SW9		
	Quanta Computer Inc.		
	Size Custom	Document Number UMA GPU CORE (RT8152A)	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 31 of 44			



3.3 Volt +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum 7.5A

5 Volt +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum 7.5A

			PROJECT : SW9	
			Quanta Computer Inc.	
Size Custom	Document Number +5V/+3V (RT8206B)	Rev 1A		
Date: Wednesday, December 02, 2009 Sheet 32 of 44				



OCP:
 60A --> PR81 = 1.91 Kohm
 54A --> PR81 = 1.69 Kohm

OCP Setting	Operation Max current	PR30	PR42
45W CPU (60A)	50A	1.91 Kohm	4.02 Kohm
35W CPU (48A)	40A	1.54 Kohm	4.99 Kohm


PROJECT : SW9
 Quanta Computer Inc.

Size Custom	Document Number CPU Core (ADP3212)	Rrv 1A
Date: Wednesday, December 02, 2009 Sheet 34 of 44		

Avoid high dv/dt

VGA Core & VCC1.1


1 : un-Mount PD9/PR48 for Switchable
 2 : un-Mount PR248 for Discrete



+VGACORE Volt +/- 5%
 Countinue current:16A
 Peak current:18A
 OCP minimum 23A

4/1

VGA_GPIO6	V_PWRCNTL	N10M-GS
GPIO6	GPIO5	
0	0	0.8V
0	1	0.85V
1	0	1.0V
1	1	NA




+1.1V_PCH Volt +/- 5%
 Countinue current:12A
 Peak current:15A
 OCP minimum 18A


H_VTTVID1=Low, 1.1V
 H_VTTVID1=High, 1.05V
 $V_o = 0.75 (R1+R2) / R2$


PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number +1.1V_VTT/VGA Core RT820A	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 35 of 44		




1.5 Volt +/- 5%
Countinue current:6A
Peak current:12A
OCP minimum 15A





	PROJECT : SW9	
	Quanta Computer Inc.	
	Size Custom	Document Number DISCHARGE/3VSS/5VSS/LAN
Date: Wednesday, December 02, 2009 Sheet 37 of 44		




Size	Mounted	N/A
16"	PR185	PR184, PR186, PQ59
17.3"	PR184, PR186, PQ59	PR185

PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number Charger (ISL6251)	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 38 of 44		



For Discrete or switchable Only




Change PC119 to 0.01u/25v as Discrete power sequence

For Discrete or switchable Only

+1.8 Volt +/- 0.1V
 Countinue current:0.3A
 Peak current:1A




9.59A



For Switchable Only
 Mount U23 ---> BIOS
 Mount R592 ---> EC

For Discrete Only



R51 co-lay PQ71
 R53/R54 co-lay PQ68



For Hybrid DGPU Power Rails Sequence
 1. +3V_GFX, +1.05V_GFX
 2. +VGA_CORE -> DGPU_PG
 3. 1.5V_GFX, +1.8V_GFX






PROJECT : SW9
 Quanta Computer Inc.

Size A3	Document Number Switchable Power	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 39 of 44		


Power up sequence



	PROJECT : SW9 Quanta Computer Inc.		Rev
	Size Custom	Document Number Power up sequence	1A
Date: Wednesday, December 02, 2009 Sheet 40 of 44			



Switchable GPIOs	Descriptions
PCH_GPIO52	DGPU_SELECT#
PCH_GPIO61	DGPU_HOLD_RST#
PCH_GPIO50	DGPU_PWR_EN#
PCH_GPIO64	DGPU_PWR_OK
PCH_GPIO54	EDID_ELECT#
PCH_GPIO51	DGPU_PRSNT#
PCH_GPIO53	PWM_SELECT#



PROJECT : SW9
Quanta Computer Inc.

Size Custom	Document Number Switch Blockdiagram	Rev 1A
Date: Wednesday, December 02, 2009 Sheet 41 of 44		