


##OnMainBoard



SYSTEM DC/DC		CPU DC/DC	
APL5916	UP6128PQDD	UP6183PQAG	UP6165BQKF
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_VTT	1D05V_VTT	5V_AUX_S5	1D5V_S3
0D83V_S0	1D05V_VTT	3D3V_AUX_S5	0D75V_S0
DCBATOUT	1D05V_VTT	5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	UP6183PQAG	UP6165BQKF	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	5V_AUX_S5	1D5V_S3
		3D3V_AUX_S5	0D75V_S0
		5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	UP6165BQKF	UP6183PQAG	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_S3	5V_AUX_S5	1D5V_S3
	0D75V_S0	3D3V_AUX_S5	0D75V_S0
	DDR_VREF_S3	5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	NCP5911MNTBG	UP6183PQAG	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR	5V_AUX_S5	1D5V_S3
		3D3V_AUX_S5	0D75V_S0
		5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	RT8208BGQW	UP6183PQAG	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	5V_AUX_S5	1D5V_S3
		3D3V_AUX_S5	0D75V_S0
		5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	TI CHARGER BQ24745RHDR	UP6183PQAG	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	BT+	5V_AUX_S5	1D5V_S3
		3D3V_AUX_S5	0D75V_S0
		5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	RT9025	UP6183PQAG	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	BT+	5V_AUX_S5	1D5V_S3
		3D3V_AUX_S5	0D75V_S0
		5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	RT9025-25PSP	UP6183PQAG	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	BT+	5V_AUX_S5	1D5V_S3
		3D3V_AUX_S5	0D75V_S0
		5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	RT9025	UP6183PQAG	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	BT+	5V_AUX_S5	1D5V_S3
		3D3V_AUX_S5	0D75V_S0
		5V_S5	DDR_VREF_S3
		3D3V_S5	

SYSTEM DC/DC		CPU DC/DC	
APL5916	RT9025	UP6183PQAG	UP6183PQAG
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	BT+	5V_AUX_S5	1D5V_S3
		3D3V_AUX_S5	0D75V_S0
		5V_S5	DDR_VREF_S3
		3D3V_S5	

**PCB LAYER**

L1:Top L4:Signal  
L2:VCC L5:GND  
L3:Signal L6:Bottom

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

**USB Table**

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

**SATA Table**

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

**PCIE Routing**

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0:	0
CFG[6:5]	<b>PCI-Express Port Bifurcation Straps</b>	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	<b>PEG DEFER TRAINING</b>	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

**SMBus ADDRESSES**

I <sup>2</sup> C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device	Address	Hex	Bus	
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	

CPU1A  
SANDY  
62.10055.421  
Change:62.10053.611  
2nd = 62.10055.321  
3rd = 62.10040.821

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.


NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.



NOTE:  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.












PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	<u>0: Lane Reversed</u>

DIS\_PX\_Muxless




RESERVED

Title		
Size	Document Number	Rev
Date:	Sheet	

# POWER

## PROCESSOR CORE POWER

53A



VCC\_CORE

CPU1F

SANDY

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES


- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AE36 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC36 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

SANDY

- VCCIO AH13
- VCCIO AH10
- VCCIO AG10
- VCCIO Y10
- VCCIO U10
- VCCIO P10
- VCCIO L10
- VCCIO J14
- VCCIO J13
- VCCIO J12
- VCCIO J11
- VCCIO H14
- VCCIO H12
- VCCIO H11
- VCCIO G14
- VCCIO G13
- VCCIO F14
- VCCIO F13
- VCCIO F12
- VCCIO F11
- VCCIO F10
- VCCIO E12
- VCCIO E11
- VCCIO D14
- VCCIO D13
- VCCIO D12
- VCCIO D11
- VCCIO C14
- VCCIO C13
- VCCIO C12
- VCCIO C11
- VCCIO B14
- VCCIO B12
- VCCIO A14
- VCCIO A13
- VCCIO A12
- VCCIO A11
- VCCIO J23

- VIDALERT# AJ29
- VIDSCLK AJ30
- VIDSOUT AJ28

- VCC\_SENSE AJ35
- VSS\_SENSE AJ34
- VCCIO\_SENSE B10
- VSSIO\_SENSE A10



VCC\_CORE




1D05V\_VTT

Title		
Size	Document Number	Rev
Date:	Sheet	












M\_A\_A[15:0] 6

M\_A\_BS2 >>>  
M\_A\_BS0 >>>  
M\_A\_BS1 >>>  
M\_A\_DQ[63:0]





M\_A\_DQS[7:0] 6  
M\_A\_DQS[7:0] 6

M\_A\_DIM0\_ODT0 >>>  
M\_A\_DIM0\_ODT1 >>>  
DDR\_DRAMRST# >>>



M\_A\_RAS# 6  
M\_A\_WE# 6  
M\_A\_CAS# 6  
M\_A\_DIM0\_CS#0 6  
M\_A\_DIM0\_CS#1 6  
M\_A\_DIM0\_CKE0 6  
M\_A\_DIM0\_CKE1 6  
M\_A\_DIM0\_CLK\_DDR0 6  
M\_A\_DIM0\_CLK\_DDR#0 6  
M\_A\_DIM0\_CLK\_DDR1 6  
M\_A\_DIM0\_CLK\_DDR#1 6


Note:  
If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30  
  
If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32







PART NUMBER	Height	TYPE

DM1  
DDR3-204P-122-GP  
62.10017.Z51  
2nd = 62.10017.V51  
3rd = 62.10017.M51  
4th = 62.10017.X41





**L\_DDC\_DATA(PAGE17):**  
 This signal is on the LVDS interface.  
 This signal needs to be left NC if eDP is  
 used for the local flat panel display




Digital Display Interface

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2#
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_CTRLDATA


Title		
Size	Document Number	Rev
Date:	Sheet	

# SSID = PCH




Al6 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default
-----------	---




BOOT BIOS Strap

GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
		<b>SPI(Default)</b>




OC[3:0]# for Device 29 (Ports 0-7)  
OC[7:4]# for Device 26 (Ports 8-13)



DMI & FDI Termination Voltage

NV_CLE	Set to Vss when LOW
	Set to Vcc when HIGH



## USB Ext. port 1 (HS) External debug port use on Huron river platform USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

USB 2.0 Overcurrent Pin Default Usage




Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

Title: \_\_\_\_\_

Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: \_\_\_\_\_

Date: \_\_\_\_\_ Sheet: \_\_\_\_\_

**SSID = PCH**



S0\_PWR\_GOOD after PM\_SLP\_S3# delay 200 ms


PWRBTN#  
This signal has an internal pull-up resistor

PCIE\_WAKE#  
CRB : 1k  
CEKLT: 10k

Q1901  
2N7002KDW-GP  
84.2N702.A3F  
2nd = 84.DM601.03F

Deep S4/S5 Supported



Deep S4/S5 Not Supported



DSWODVREN - On Die DSW VR Enable

HIGH	Enabled (DEFAULT)
LOW	Disabled

SB modify



Title		Rev
Size	Document Number	Rev
Date:	Sheet	

65 PCIE\_RXN2  
65 PCIE\_RXP2  
65 PCIE\_TXN2  
65 PCIE\_TXP2

31 PCIE\_RXN4  
31 PCIE\_RXP4  
31 PCIE\_TXN4  
31 PCIE\_TXP4


82 PCIE\_RXN5  
82 PCIE\_RXP5  
82 PCIE\_TXN5  
82 PCIE\_TXP5

65 CLK\_PCIE\_WLAN#  
65 CLK\_PCIE\_WLAN


31 CLK\_PCIE\_LAN#  
31 CLK\_PCIE\_LAN

82 CLK\_PCIE\_USB3#  
82 CLK\_PCIE\_USB3

3D3V\_S0





SMBUS  
Controller Link  
CLOCKS





**SSID = PCH**




Flash Descriptor Security Override	
HDA_SDOUT	Low = Default High = Enable

No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot






PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V

This signal has a weak internal pull down. On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform. co-operate with R2310




HDA\_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.




INTVRMEN- Integrated SUS  
1.05V VRM Enable  
High - Enable internal VRs  
Low - Enable external VRs





Title		
Size	Document Number	Rev
Date:		Sheet





Note:  
For PCH debug with XDP, need to NO STUFF R2218




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



VRAM Frequency  
Pull high: 800MHZ  
Pull low :900MHZ



PLL ON DIE VR ENABLE  
NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)



**TS Signal Disable Guideline:**  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4 should not float on the motherboard. They should be tied to GND directly.

**FDI TERMINATION VOLTAGE OVERRIDE**

GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
----------------------	---

**DMI TERMINATION VOLTAGE OVERRIDE**

GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
----------------------	---

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

**Integrated Clock Chip Enable**



ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.


Title		
Size	Document Number	Rev
Date:		Sheet

















Title		
Size	Document Number	Rev
Date:	Sheet	






PCB VERSION AD(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K		3.0V
SB			2.75V
Reserved		47.0K	
Reserved		64.9K	
Reserved		76.8	
Reserved			1.65V




ADT_TYPE A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65W	N/A	100.0K	3.3V
90W	100.0K	N/A	0V
30W	10.0K	100.0K	0.3V
40W	20.0K		0.55V
120W	33.0K		0.82V
	47.0K		
	64.9K	100.0K	1.65V





ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)


RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (v)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9



Title		
Size	Document Number	Rev
Date:	Sheet	











# Power Sequence



## ANNIE Run Power




**-1 co-layout SLG55221**




**-1 modify R3621, D3602 to DY**

**SB modify part number**

**1D5V\_S0**  
MAX Current 3000 mA  
Design Current 2100 mA  
Total= 11.39A






Title		
Size	Document Number	Rev
Date:		Sheet




Title		
Size	Document Number	Rev
Date:	Sheet	

DCIN1  
ACES-CON5-14-GP  
**20.F1701.005**  
2nd = 20.F1763.005




Title		
Size	Document Number	Rev
Date:	Sheet	





Title		
Size	Document Number	Rev
Date:	Sheet	





AD+ total power	R1	R2	AD+ total power		
65w	187k	49.9k	80w	137k	49.9k
<b>90w</b>	121k	49.9k			








I<sub>omax</sub>=6A  
OCP>9A




Title		
Size	Document Number	Rev
Date:		Sheet








20100804  
79.47719.2BL  
Pana 470u, 2V  
ESR=6mΩ, Irripple=3.5A

Title		
Size	Document Number	Rev
Date	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet

# TPS51218D for 1D05V




2nd source 還未導入 74.08237.073

20100728  
Id=12.9A  
Qg=9.8-15nC  
Rdson=10.3~12.4mohm

Freq=360KHz



Mag. 0.56uH 10\*10\*4  
DCR=1.6~1.8mohm  
Idc=25A, Isat=40A

Iomax=14A  
OCP>21A




20100728  
Id=19.4A  
Qg=16.8~25.5nC  
Rdson=4.9~6.1mohm

20100728  
Vout=0.704\*(1+R1/R2)



Title		
Size	Document Number	Rev
Date:	Sheet	

SSID = PWR.Plane.Regulator\_1p5v0p75v



Close to pin23

Close to pin23

Close to output cap pin1, not inside of the output cap 2nd source 還未導入 74.51116.073

+0.75VS  
Iomax: 1.2A

-1 PR4608 需要將來都改32K4碼

SB R4608 chekc 修改31K6R  
Vout 需再1.55V 以上


$V_{out} = 0.75 * (1 + R1/R2)$

Title		
Size	Document Number	Rev
Date:		Sheet



**SSID = PWR.Plane.Regulator\_1p8v**

### RT9025 for 1D8V\_S0




Title		
Size	Document Number	Rev
Date:	Sheet	


# APL5916 for VCCSA

20100614 V1.1  
for CRB board


SB modify 2K2 for no run code




## LVDS CONNECTOR



## INVERTER POWER






## Camera Power




## SSID = VIDEO






### LCD POWER for ANNIE



For EMI request  
Close to LVDS connector



Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date	Sheet	

# HDMI Level Shifter & CONNECTOR


## HDMI CONN

UMA\_Muxless : default setting used PS8101. if don't used PS8101 please change C5103-C5110 to 0 ohm resistor


### HDMI DISCRETE/ UMA Co-lay



0806 SB Cap change schematic to Page 84





Close to HDMI Connector



SB to -1 for vendor suggest




Close to Level Shift



SB to -1 add R5124,R5125 for DIS only HPD




5V Tolerance

File	
Size	Document Number
Date	Sheet



# ODD Connector

# SB SATA Zero Power ODD




0707 Modify:  
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

Title		
Size	Document Number	Rev
Date:	Sheet	



GIGA Lan Transformer

XF5901  
XFORM-12P-36-GP  
68.HD081.30B  
Change:68.68160.30B  
2nd = 68.HD081.30B



LAN MDI Off-Page




XF5902  
XFORM-12P-36-GP  
68.HD081.30B  
Change:68.68160.30B  
2nd = 68.HD081.30B



SB modifyf Pin9 Pin10 SWAP




SB modify For EMI




Title		
Size	Document Number	Rev
Date:		Sheet

# SPI FLASH ROM (4M byte) for PCH




SPI ROM Equal length need to less than 500mil

PCH and EC length less than 6.5 inch






# SSID = RBATT



Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date	Sheet	

Bluetooth Module conn.


# ANNIE Bluetooth Module



EC6302 put near BLUE1 / all USB put one choke near connector by EMI request


Title		
Size	Document Number	Rev
Date:	Sheet	

# Mini Card Connector(802.11a/b/g/n)





WLAN1  
 BTWO-CONN52A-9-GP-U  
**20.F1519.052**  
 2nd = 62.10043.A51  
 3rd = 20.F1693.052  
 4th = 20.F1743.052

## SB modify for SIV



## RF suggestion






Title		
Size	Document Number	Rev
Date:	Sheet	



# Mini Card Connector(WWAN)

20100712 V1.5


Place near MINI Card CONN



19,31,65,82 PCIE\_WAKE# >>>




## RF suggestion




Title		
Size	Document Number	Rev
Date:	Sheet	


## Power button LED






## Power STDBY\_LED





## Battery LED2 (DC\_BATFULL)




## Battery LED1 (CHARGE)




## SATA HDD LED



## WLAN\_LED




## 3G LED





Title		
Size	Document Number	Rev
Date:	Sheet	

# Internal KeyBoard Connector




MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  
 KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

26 **K/B** 1 **SB to -1 modify Part number**




# TOUCH PAD




FFC 異面

Title		
Size	Document Number	Rev
Date	Sheet	



Title		
Size	Document Number	Rev
Date:	Sheet 1	





Title		
Size	Document Number	Rev
Date:	Sheet	




# SD/XD/MS Card Reader



- 32 SD-DATA3\_19
- 32 SD\_CMD\_16
- 32 SD-CLK\_9
- 32 SD\_DATA0\_4
- 32 SD-DAT1\_3
- 32 SD-DATA1\_21
- 32 SD-WP\_2
- 31,32 SD\_CD/XD\_WE#
  
- 32 MS\_BS\_7
- 32 MS-DATA1\_8
- 32 MS\_DATA0\_10
- 32 MS-DATA2\_12
- 32 MS\_INS#\_14
- 32 MS-DATA3\_15
- 32 MS-SCLK\_17
  
- 32 XD\_CD#\_39
- 32 XD-R/-B\_38
- 32 XD\_RE#\_37
- 32 XD\_CE#\_36
- 32 XD\_CLE\_35
- 32 XD\_ALE\_34
- 32 SD\_CD/XD\_WE#\_1\_33\_43
- 32 XD\_WP\_32
  
- 32 XD\_D0\_30
- 32 XD\_D1\_29
- 32 XD\_D2\_28
- 32 XD\_D3\_27
- 32 XD\_D4\_26
- 32 XD\_D5\_25
- 32 XD\_D6\_24
- 32 XD\_D7\_23




Title		
Size	Document Number	Rev
Date	Sheet	




**PWRCN1**  
 ACES-CON10-20-GP  
**20.K0422.010**  
 2nd = 20.K0382.010

R8105 D8 Not Stuff




**USBCN1**  
 ACES-CON26-11-GP  
**20.K0315.026**  
 2nd = 20.K0370.026

**USBCN2**  
 ACES-CON10-18-GP  
**20.K0315.010**  
 2nd = 20.K0392.010




**RF\_CN1**  
 ACES-CON2-11-GP  
**20.F0772.002**

**BAE40**



Title		
Size	Document Number	Rev
Date:	Sheet	



SB 因為 sequence 會有兩段  
R8303 change to pull low 預留 ??

SB Missed 1x 22uF. C8355 Vendor suggest

X7R, Under GPU.

X7R, Under GPU.

3.3V +/- 5%  
240mA  
(See NV DG)

-1 Vendor suggest modify 3D3V\_VGA\_S0

X7R, Under GPU.

3.3V +/- 5%  
120mA  
(See NV DG)

X7R, Under GPU.

SB modify to 3D3V\_VGA\_S0

1.05V +/- 3%  
120mA  
(See NV DG)

X7R, Under GPU.

DIS\_Muxless





DIS\_Muxless

N12P-GV : 71.0N12P.A0U  
N12P-GS : 71.0N12P.E0U  
N11P-GS : 71.0N11P.E0U


DIS\_Muxless

Title		
Size	Document Number	Rev
Date	Sheet	


## LVDS Interface






## HDMI Interface





Title		
Size	Document Number	Rev
Date:	Sheet	





88	MDA93_0	MDA93_0
88	MDA93_1	MDA93_1
88	MDA93_2	MDA93_2
88	MDA93_3	MDA93_3
88	MDA93_4	MDA93_4
88	MDA93_5	MDA93_5
88	MDA93_6	MDA93_6
88	MDA93_7	MDA93_7
88	MDA93_8	MDA93_8
88	MDA93_9	MDA93_9
88	MDA93_10	MDA93_10
88	MDA93_11	MDA93_11
88	MDA93_12	MDA93_12
88	MDA93_13	MDA93_13
88	MDA93_14	MDA93_14
88	MDA93_15	MDA93_15
88	MDA93_16	MDA93_16
88	MDA93_17	MDA93_17
88	MDA93_18	MDA93_18
88	MDA93_19	MDA93_19
88	MDA93_20	MDA93_20
88	MDA93_21	MDA93_21
88	MDA93_22	MDA93_22
88	MDA93_23	MDA93_23
88	MDA93_24	MDA93_24
88	MDA93_25	MDA93_25
88	MDA93_26	MDA93_26
88	MDA93_27	MDA93_27
88	MDA93_28	MDA93_28
88	MDA93_29	MDA93_29
88	MDA93_30	MDA93_30
88	MDA93_31	MDA93_31
88	MDA93_32	MDA93_32
88	MDA93_33	MDA93_33
88	MDA93_34	MDA93_34
88	MDA93_35	MDA93_35
88	MDA93_36	MDA93_36
88	MDA93_37	MDA93_37
88	MDA93_38	MDA93_38
88	MDA93_39	MDA93_39
88	MDA93_40	MDA93_40
88	MDA93_41	MDA93_41
88	MDA93_42	MDA93_42
88	MDA93_43	MDA93_43
88	MDA93_44	MDA93_44
88	MDA93_45	MDA93_45
88	MDA93_46	MDA93_46
88	MDA93_47	MDA93_47
88	MDA93_48	MDA93_48
88	MDA93_49	MDA93_49
88	MDA93_50	MDA93_50
88	MDA93_51	MDA93_51
88	MDA93_52	MDA93_52
88	MDA93_53	MDA93_53
88	MDA93_54	MDA93_54
88	MDA93_55	MDA93_55
88	MDA93_56	MDA93_56
88	MDA93_57	MDA93_57
88	MDA93_58	MDA93_58
88	MDA93_59	MDA93_59
88	MDA93_60	MDA93_60
88	MDA93_61	MDA93_61
88	MDA93_62	MDA93_62
88	MDA93_63	MDA93_63
88	MDA93_64	MDA93_64
88	MDA93_65	MDA93_65
88	MDA93_66	MDA93_66
88	MDA93_67	MDA93_67
88	MDA93_68	MDA93_68
88	MDA93_69	MDA93_69
88	MDA93_70	MDA93_70
88	MDA93_71	MDA93_71
88	MDA93_72	MDA93_72
88	MDA93_73	MDA93_73
88	MDA93_74	MDA93_74
88	MDA93_75	MDA93_75
88	MDA93_76	MDA93_76
88	MDA93_77	MDA93_77
88	MDA93_78	MDA93_78
88	MDA93_79	MDA93_79
88	MDA93_80	MDA93_80
88	MDA93_81	MDA93_81
88	MDA93_82	MDA93_82
88	MDA93_83	MDA93_83
88	MDA93_84	MDA93_84
88	MDA93_85	MDA93_85
88	MDA93_86	MDA93_86
88	MDA93_87	MDA93_87
88	MDA93_88	MDA93_88
88	MDA93_89	MDA93_89
88	MDA93_90	MDA93_90
88	MDA93_91	MDA93_91
88	MDA93_92	MDA93_92
88	MDA93_93	MDA93_93
88	MDA93_94	MDA93_94
88	MDA93_95	MDA93_95
88	MDA93_96	MDA93_96
88	MDA93_97	MDA93_97
88	MDA93_98	MDA93_98
88	MDA93_99	MDA93_99
88	MDA93_100	MDA93_100










Title		
Size	Document Number	Rev
Date:	Sheet	






VRAM SAMSUNG 1Gb VR.1GB0B.006  
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
 VRAM HYNIX 2Gb VR.2GB0G.001





Title		
Size	Document Number	Rev
Date:	Sheet	








**VRAM SAMSUNG 1Gb VR.1GB0B.006**  
**VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005**  
**VRAM HYNIX 2Gb VR.2GB0G.001**










Title		
Size	Document Number	Rev
Date:	Sheet	










Title		
Size	Document Number	Rev
Date:	Sheet	









Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:	Sheet	










### Check test point

3D3V_S0	1	AFTP1
3D3V_AUX_S5	1	AFTP7
3D3V_S5	1	AFTP8
5V_S5	1	AFTP9
19.27 PM_PWRBTN#	<<<	AFTP10
5.22.36 H_CPUUPWRGD	>>>	AFTP11
27.36 SS_ENABLE	<<<	AFTP12
5.18.27.31.36.65.66.71.82 PLT_RST#	>>>	AFTP13



**Test Point**放在Dimm Door打開可量測處

**SB to -1 BOM add SPR2**  
**-2 delete SPR5**



Title		
Size	Document Number	Rev
Date:		Sheet






Title		
Size	Document Number	Rev
Date:	Sheet	

# Intel-Power Up Sequence


(AC mode)



red word: KBC GPIO



(DC mode)


red word: KBC GPIO






Title		
Size	Document Number	Rev
Date:	Sheet	

# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




Title		
Size	Document Number	Rev
Date	Sheet	

# Thermal Block Diagram



# Audio Block Diagram



Title		
Size	Document Number	Rev
Date:	Sheet	