






SYSTEM BLOCK DIAGRAM



POWER BLOCK DIAGRAM



System Power On Sequence



ICH9M GPIO	
GPIO0	PM_BM_BUSY#
GPIO1	EC_EXTSMI#
GPIO2	INT_PIRQ#
GPIO3	INT_PIRQ#
GPIO4	INT_PIRQ#
GPIO5	INT_PIRQ#
GPIO6	BIOS_REC
GPIO7	N.C (TACH3)
GPIO8	N.C
GPIO9	N.C (WOL_EN)
GPIO10	N.C (ALERT#)
GPIO11	SMB_ALERT#
GPIO12	LAN_PHYPC
GPIO13	N.C (GLAN_DOCK#)
GPIO14	N.C (NETDETECT)
GPIO15	PM_STPPCI#
GPIO17	N.C (TACH0)
GPIO18	N.C
GPIO19	SATA1GP
GPIO21	SATA0GP
GPIO22	N.C (SCLOCK)
GPIO23	LDRQ1#
GPIO24	CRB_SV_DET
GPIO25	PM_STPCPU#
GPIO26	PM_SLP_S4_STATE#
GPIO27	QRT_STATE0
GPIO28	QRT_STATE1
GPIO29	USB_OC#5
GPIO30	USB_OC#6
GPIO31	USB_OC#7
GPIO32	PM_CLKRUN#
GPIO33	HDA_DOCK_EN
GPIO34	N.C (HDA_DOCK_RST)
GPIO35	CLK_SATA_OE#
GPIO36	SATA2GP
GPIO37	SATA3GP
GPIO38	ODD_DET
GPIO39	ICH_GPIO39
GPIO40	USB_OC#1
GPIO41	USB_OC#2
GPIO42	USB_OC#3
GPIO43	USB_OC#4
GPIO48	MFG_MODE
GPIO49	H_PWRGD
GPIO50	PCI_REQ#1
GPIO51	PCI_GNT#1
GPIO52	PCI_REQ#2
GPIO53	PCI_GNT#2
GPIO54	PCI_REQ#3
GPIO55	PCI_GNT#3

ITE8518 GPIO		Default Pull/Mode
GPA0	PID_3_RF_LED_ON#	UP / GPI
GPA1	BATT_VA_OFF#	UP / GPI
GPA2	BTL_BEEP	UP / GPI
GPA3	WLAN_PWR#	UP / GPI
GPA4	+1.05V_ON	UP / GPI
GPA5	SENBAT_V	UP / GPI
GPA6	PM_RSMRST#	UP / GPI
GPA7	EC_BL_PWM	UP / GPI
GPB0	PM_SLP_S4#	UP / GPI
GPB1	PM_SLP_S3#	UP / GPI
GPB2	3G_PWR#	Dn / GPI
GPB3	SMBCLK	/ GPI
GPB4	SMBDAT	/ GPI
GPB5	H_A20GATE	/ GPO
GPB6	H_RCIN#	UP / Funcl
GPB7	SAFTY_PROTECT	Dn / GPI
GPC0	+1.5V_ON	UP / GPI
GPC1	SMB_CLK_EC	/ GPI
GPC2	SMB_DAT_EC	/ GPI
GPC3	PID_0_CHG_B_LED	Dn / GPI
GPC4	PWRBTN3#	Dn / GPI
GPC5	PANEL_DETECT_2	Dn / GPI
GPC6	VCCSA_ON	Dn / GPI
GPC7	+1.5VS_ON	UP / GPI
GPD0	ADAP_IN	UP / GPI
GPD1	PWRBTN#	UP / GPI
GPD2	PLT_RST#	UP / Funcl
GPD3	PM_SUS_STAT#	UP / GPI
GPD4	EC_EXTSMI#	UP / GPI
GPD5	Fastcharge_EN	UP / GPI
GPD6	+5V_ON	Dn / GPI
GPD7	SET_V	Dn / GPI
GPE0	LID#	Dn / GPI
GPE1	PWR_USB_LED	Dn / GPI
GPE2	ALL_SYS_PGD	Dn / GPI
GPE3	Vcore_ON	Dn / GPI
GPE4	PWRSW	UP / GPI
GPE5	LVDS_VIN	Dn / GPI
GPE6	WLAN_ON	Dn / GPI
GPE7	AMP_MUTE#	UP / GPI
GPF0	PCH_BL_EN	UP / GPI
GPF1	+1.8V_ON	UP / GPI
GPF2	BT_ON	UP / GPI
GPF3	N.C	UP / GPI
GPF4	TP_CLK	UP / GPI
GPF5	TP_DATA	UP / GPI
GPF6	EC PECl	UP / GPI
GPF7	CHG HI VOLT#	UP / GPI
GPG0	PWRBTN2#	Dn/GPO/TM
GPG1	+3.3VS_ON	Dn/GPO/ID7
GPG2	EC PORST	
GPG6	WEBCAN_ON	Dn / GPI
GPH0	PM_CLKRUN#	Dn/GPI/ID0
GPH1	PID_1_CHG_R_LED	Dn/GPI/ID1
GPH2	PID_2_PWR_LED	Dn/GPI/ID2
GPH3	EC_HSOS0#	Dn/GPI/ID3
GPH4	EC_HSCK	Dn/GPI/ID4
GPH5	EC_HMISO	Dn/GPI/ID5
GPH6	EC_HMOSI	Dn/GPI/ID6

ITE8518 GPIO		Default Pull/Mode
GPI0	CRT_DETECT	/GPI/ADC
GPI1	PANEL_DETECT	/GPI/ADC
GPI2	PLATFORM_ID	/GPI/ADC
GPI3	CPPPE#	/GPI/ADC
GPI4	BAT_I	/GPI/ADC
GPI5	BATT_TEMP	/GPI/ADC
GPI6	ADAPTOR_1	/GPI/ADC
GPI7	BAT_V	/GPI/ADC
GPJ0	EC_BL_ON	/GPI/DAC
GPJ1	EC_PROCHOT	/GPI/DAC
GPJ2	FAN_CTRL0	/GPI/DAC
GPJ3	CHG_REF	/GPI/DAC
GPJ4	CHG_I	/GPI/DAC
GPJ5	PWR_USB#	/GPI/DAC

Penryn CPU				
	CPU CORE(V)	ICC(A)	W	TEMP()
IMVP-6+	1.05	44.0	36	

Cantiga			
VCC	ICC(mA)	W	TEMP()
+3.3V	262	0.87	105
+1.8VS	3249	5.73	
+1.5V	86	0.129	
+1.05	14688.52	15.43	

ICH9M			
VCC	ICC(mA)	mW	TEMP()
+5V	4	20	70
+5VS	2	10	
+3.3V	347	1145.1	
+3.3VS	212	699.6	
+1.5V	1988	2982	
+1.05V	1634	1715.7	

ITE8500			
VCC	ICC(mA)	mW	TEMP()
+3.3V	100	330	70


CLOCK GENERATOR			
VCC	ICC(mA)	mW	TEMP()
+3.3V	1000	3300	70

IDT92HD81			
VCC	ICC(mA)	mW	TEMP()
+3.3V(DVDD)	200	660	70
+5V(AVDD)	1000	5000	

ADM1032			
VCC	ICC	mW	TEMP()
+3.3V	170uA	0.56	150

JMC261			
VCC	ICC(mA)	mW	TEMP()
+3.3VS	300	990	70
+1.2VS	150	180	

SANDYBRIDGE PROCESSOR(DMI,PEG,FDI)




SANDYBRIDGE PROCESSOR (CLK,MISC,JTAG)







This pin is for compability with future platforms. A pull up resistor to VCPLL is required if connected to the DF_TVS strap on the PCH.

layout note : connect to EC Keep L_BC < 0.25 inches, spacing to other 18 mils


This signal should be driven low when processor is turned off in S3. From S3 to S0, this signal should go high only after 1.5V_CPU_VDDQ stable.



Document Number: 404081, Revision: 1.1
 These signals are optional, can be left as OPEN/No-Connect if debug by Intel will not be needed




SANDYBRIDGE PROCESSOR (DDR3)




SANDYBRIDGE PROCESSOR (POWER)



POWER



+CPU_Core Decoupling




SANDYBRIDGE PROCESSOR (VSS)







SANDYBRIDGE PROCESSOR (RESERVED)

PCIE Port Bifurcation Straps
 CFG[6:5]
 11: (Default) X16
 10: X8 , X8
 01: Resereed
 00: X8 , X4 ,X4




On CRB
 H_SNB_IVB#_PWRCTRL = low, 1.0V
 H_SNB_IVB#_PWRCTRL = high/NC, 1.05V









CON_S-DDR3-S40_2-2013022-1_TYCO





Note:
 SO-DIMM SPD Address is 0x4
 SO-DIMM TS Address is 0x34

Cougar Point Chipset (RTC,LPC,SATA,HDA,SPI,JTAG)




GPI033: This signal should be connected to the reset signal of the CODEC in the dock Station. This can be left unconnected when not in use.



Cougar Point Chipset (PCIE,SMBUS,CLOCK)


PCIE	Location
PCIE 1	CN3 (MINI CARD CONN)
PCIE 2	U24 (LAN)
PCIE 3	CN11(NEW COAD & TV CARD)
PCIE 4	CN11(NEW COAD & TV CARD)
PCIE 5	U13 (USB3.0 ASM1042)

CLK	Location
CLK 0	CN3 (MINI CARD CONN)
CLK 1	CN11(NEW COAD & TV CARD)
CLK 3	U13 (USB3.0 ASM1042)
CLK 4	U24 (LAN)
CLK 5	CN11(NEW COAD & TV CARD)



SMB_	DDRA,DDRb
SML0_	TO EC
SML1_	TO WLAN


Cougar Point Chipset (DMI,FDI)



DSWODVREN - On Die DSW VR Enable


HIGH Enabled (DEFAULT) Enabled (DEFAULT)
 (R132 STUFFED, R128 UNSTUFFED)

LOW Disabled (R128 STUFFED, R132 UNSTUFFED) Disabled





Power OK Indication for the `VccDSW3_3` voltage rail. This input is tied together with `RSMRST#` on platforms that do not support Deep S4/S5

Cougar Point Chipset (LVDS,CRT,Digital Display)





Configuration Wise Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	DisplayPort ⁺ Mapping	HDMI/DVI Mapping
PORT-B	DDP8_00P	SDVO_RED	DDPB_00P	TMDSB_DATA2
	DDP8_00N	SDVO_RED#	DDPB_00N	TMDSB_DATA2#
	DDP8_11P	SDVO_GREEN	DDPB_11P	TMDSB_DATA1
	DDP8_11N	SDVO_GREEN#	DDPB_11N	TMDSB_DATA1#
	DDP8_22P	SDVO_BLUE	DDPB_22P	TMDSB_DATA0
	DDP8_22N	SDVO_BLUE#	DDPB_22N	TMDSB_DATA0#
	DDP8_33P	SDVO_CLK	DDPB_33P	TMDSB_CLK
	DDP8_33N	SDVO_CLK#	DDPB_33N	TMDSB_CLK#
	DDP8_AUXP	NA	DDPB_AUXP	NA
	DDP8_AUXN	NA	DDPB_AUXN	NA
	DDP8_HPD	NA	DDPB_HPD	HDMI0_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI0_CTRLCLK
SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI0_CTRLDATA	




CHECK HDMI SPEC AND CRB



Default SPI




No need Pull Hi, checked CRB & Checklist




Boot BIOS Strap

PCI_GNT#1	PCI_GNT#0	Boot BIOS Location
0	0	LPC
1	1	SPI






Default





USB	Location
USB 0	CN19 (USB CHARGER)
USB 1	CN16 (External USB)
USB 2	CN18 (I CONN)
USB 3	CN11 (Intr. card & 3G)
USB 4	CN25 (EXT USB JACK)
USB 5	CN8 (Fingerprint)
USB 8	CN2 (WEB CAM CON)
USB 9	CN26 (EXT USB JACK)
USB 10	CN11 (Intr. card & 3G)



GPIO50,52,54,51,53,55
 Desktop: Multiplexed
 with REQ2#.
 Mobile: Used as GPIO only







UH1	
H5	VSS[0]
AA17	VSS[1]
AA2	VSS[2]
AA3	VSS[3]
AA33	VSS[4]
AA34	VSS[5]
AB11	VSS[6]
AB4	VSS[7]
AB39	VSS[8]
AB4	VSS[9]
AB43	VSS[10]
AB5	VSS[11]
AB7	VSS[12]
AC19	VSS[13]
AC7	VSS[14]
AC24	VSS[15]
AC33	VSS[16]
AC34	VSS[17]
AC48	VSS[18]
AD10	VSS[19]
AD11	VSS[20]
AD12	VSS[21]
AD13	VSS[22]
AD19	VSS[23]
AD24	VSS[24]
AD26	VSS[25]
AD27	VSS[26]
AD33	VSS[27]
AD34	VSS[28]
AD36	VSS[29]
AD37	VSS[30]
AD39	VSS[31]
AD38	VSS[32]
AD39	VSS[33]
AD4	VSS[34]
AD40	VSS[35]
AD42	VSS[36]
AD43	VSS[37]
AD46	VSS[38]
AD46	VSS[39]
AD8	VSS[40]
AE2	VSS[41]
AE3	VSS[42]
AE10	VSS[43]
AE12	VSS[44]
AD14	VSS[45]
AD18	VSS[46]
AE16	VSS[47]
AE19	VSS[48]
AE24	VSS[49]
AE26	VSS[50]
AE27	VSS[51]
AE29	VSS[52]
AF31	VSS[53]
AF39	VSS[54]
AF4	VSS[55]
AF42	VSS[56]
AF46	VSS[57]
AF5	VSS[58]
AF7	VSS[59]
AF8	VSS[60]
AG19	VSS[61]
AG2	VSS[62]
AG31	VSS[63]
AG48	VSS[64]
AH11	VSS[65]
AH3	VSS[66]
AH36	VSS[67]
AH39	VSS[68]
AH40	VSS[69]
AH42	VSS[70]
AH46	VSS[71]
AH7	VSS[72]
AJ19	VSS[73]
AJ21	VSS[74]
AJ4	VSS[75]
AJ33	VSS[76]
AJ34	VSS[77]
AK12	VSS[78]
AK3	VSS[79]


CougarPoint_Rev_1p0

UH1	
AY4	VSS[159]
AY42	VSS[160]
AY46	VSS[161]
AY6	VSS[162]
B11	VSS[163]
B19	VSS[164]
B24	VSS[165]
B27	VSS[166]
B31	VSS[167]
B35	VSS[168]
B39	VSS[169]
B7	VSS[170]
F45	VSS[171]
BB12	VSS[172]
BB16	VSS[173]
BB20	VSS[174]
BB23	VSS[175]
BB22	VSS[176]
BB24	VSS[177]
BB28	VSS[178]
BB30	VSS[179]
BB36	VSS[180]
BB4	VSS[181]
BB6	VSS[182]
BC14	VSS[183]
BC18	VSS[184]
BC2	VSS[185]
BC22	VSS[186]
BC26	VSS[187]
BC30	VSS[188]
BC34	VSS[189]
BC40	VSS[190]
BC42	VSS[191]
BC46	VSS[192]
BD4	VSS[193]
BD8	VSS[194]
BE22	VSS[195]
BE26	VSS[196]
BE40	VSS[197]
BE10	VSS[198]
BE12	VSS[199]
BE16	VSS[200]
BE20	VSS[201]
BE24	VSS[202]
BE28	VSS[203]
BE32	VSS[204]
BE36	VSS[205]
BD3	VSS[206]
BE30	VSS[207]
BE34	VSS[208]
BE38	VSS[209]
BF40	VSS[210]
BF4	VSS[211]
BF8	VSS[212]
BF12	VSS[213]
BF16	VSS[214]
BF20	VSS[215]
BF24	VSS[216]
BF28	VSS[217]
BF32	VSS[218]
BF36	VSS[219]
BH10	VSS[220]
BH22	VSS[221]
BH34	VSS[222]
BH46	VSS[223]
BH58	VSS[224]
BH70	VSS[225]
BH82	VSS[226]
BH94	VSS[227]
BH7	VSS[228]
D3	VSS[229]
D12	VSS[230]
D16	VSS[231]
D22	VSS[232]
D28	VSS[233]
D34	VSS[234]
D38	VSS[235]
D44	VSS[236]
D3	VSS[237]
D38	VSS[238]
D42	VSS[239]
D46	VSS[240]
D8	VSS[241]
E18	VSS[242]
E26	VSS[243]
G18	VSS[244]
G20	VSS[245]
G26	VSS[246]
G28	VSS[247]
G36	VSS[248]
G42	VSS[249]
H12	VSS[250]
H18	VSS[251]
H22	VSS[252]
H28	VSS[253]
H30	VSS[254]
H32	VSS[255]
H34	VSS[256]
F3	VSS[257]
F3	VSS[258]



CougarPoint_Rev_1p0

H46	VSS[260]
K18	VSS[261]
K36	VSS[262]
K39	VSS[263]
K46	VSS[264]
K7	VSS[265]
L18	VSS[266]
L2	VSS[267]
L20	VSS[268]
L28	VSS[269]
L36	VSS[270]
L46	VSS[271]
M12	VSS[272]
M16	VSS[273]
M22	VSS[274]
M28	VSS[275]
M24	VSS[276]
M30	VSS[277]
M32	VSS[278]
M34	VSS[279]
M38	VSS[280]
M4	VSS[281]
M42	VSS[282]
M46	VSS[283]
M8	VSS[284]
N18	VSS[285]
P30	VSS[286]
M47	VSS[287]
P11	VSS[288]
P18	VSS[289]
T33	VSS[290]
P40	VSS[291]
P43	VSS[292]
P47	VSS[293]
P7	VSS[294]
R2	VSS[295]
R48	VSS[296]
T12	VSS[297]
T31	VSS[298]
T37	VSS[299]
T4	VSS[300]
W34	VSS[301]
T46	VSS[302]
T47	VSS[303]
T48	VSS[304]
V11	VSS[305]
V17	VSS[306]
V26	VSS[307]
V29	VSS[308]
V31	VSS[309]
V36	VSS[310]
V39	VSS[311]
V43	VSS[312]
V77	VSS[313]
W17	VSS[314]
W19	VSS[315]
W2	VSS[316]
W27	VSS[317]
W48	VSS[318]
Y12	VSS[319]
Y38	VSS[320]
Y4	VSS[321]
Y42	VSS[322]
Y46	VSS[323]
Y8	VSS[324]
Y8	VSS[325]
BG29	VSS[326]
N24	VSS[327]
AJ3	VSS[328]
AD47	VSS[329]
B43	VSS[330]
BE10	VSS[331]
BG41	VSS[332]
G14	VSS[333]
H16	VSS[334]
T36	VSS[335]
BG22	VSS[336]
BG24	VSS[337]
C22	VSS[338]
AP13	VSS[339]
M14	VSS[340]
AP3	VSS[341]
AP1	VSS[342]
BE16	VSS[343]
BC16	VSS[344]
BC28	VSS[345]
BJ28	VSS[346]


SATA-HDD




CD-ROM




MINI CARD CONN




CODEC 92HD81





INT_SPEAKER




INT_MIC




EXT MIC/EXT Line In/ EXT USB JACK




FAN CONTROLLER




G-SENSOR




EXT USB PORT 4




FingerPrint






VCCSA_SEL
0=0.9V
1=0.8V



Title		A14HV	
Size	Document Number	Rev	
Custom	CPU VCCSA	A	
Date:	Tuesday, September 21, 2010	Sheet	31 of 40



Vset = 1.08V


Reserve for 100uf 25V for OZ815 Vin Bug

+1.05V / 20A
+1.05V


check value

+1.05V

DDR3 Termination Power



+0.75V_DDR




$V_{out} = 0.8V * [1 + (R1/R2)]$
 $0.8V * [1 + (12.7K/10K)] = 1.816V$


+1.8V

+1.8V/+5V_ON Voltage	Mode
<0.4V	OFF
>0.6V	PWM
>2.1V	SKIP

$$\text{Output Voltage} = \left[\frac{V_{ref} \times R2}{R1 + R2} \right] \times 2$$



CHARGER



SET_V		HL CHARGE		Each CELL
H	16.84V (4CELL)	'H	4.21V	
L	12.71V (3CELL)	L	4.3XV	

$V_{ch} = N \times (4.1 + V_{set}/10)$
 $N = \text{Cell (pin2 = hing} \rightarrow 4, \text{ low} \rightarrow 3)$

$V_{ch} = N \times (4.1 + V_{set}/10)$
 $N = \text{Cell (pin2 = hing} \rightarrow 4, \text{ low} \rightarrow 3)$


CHG_I	Fastchg_EN	CHG Current
300mv	Low	100mA
750mv	Low	250mA
3V	Low	1A
3V	Hi	2A

ADAPTOR_I	
Voltage	W
330mV	20W
660mV	40W
990mV	60W
1320mV	80W
1650mV	100W

$\text{CHARGER CURRENT} = V(\text{CGH_I}) / (\text{Rch} \times 30)$


$V_{chg} = \text{RAD1} \times \text{Irsense} \times 10$



Battery Voltage Detect




- 17.6V -> BAT_V = 2.2V
- 16.8V -> BAT_V = 2.1V
- 13.2V -> BAT_V = 1.65V
- 12.6V -> BAT_V = 1.575V
- 9.0V -> BAT_V = 1.125V

Charge / Discharge Detect






Touch Pad




LED




WEBCAM CON


WEBCAM_ON	
1	ON
0	OFF




LED BD




ENHANCE USB Port




VCCSW



LDO





HIGH-SPEED CAP



Shuttle Inc		
A14HV		
Size	Document Number	Rev
Customer	VCC SW/+3.3VA/HIGH-SPEED CAP	A
Date:	Tuesday, December 07, 2010	Sheet 37 of 40












USB3.0



GP100	GP101	GP102	Function
1	1	0	Synchronous Mode
1	1	1	Asynchronous Mode (default)
0	0	x	Debug/Test Mode

* GP100 GP101 GP102 internal Pull-high

ASM1042	USB2.0	USB3.0
Sync	480MHz	1000MHz from PCIe CLK
Async	20MHz X'tal	200MHz X'tal (For PCIe over clock)



5

4

3

2

1

D

D

C

C

B

B

A

A

Shuttle Inc		
Title		
A14HV		
Size	Document Number	Rev
Custom	Reserved	A
Date:	Tuesday, September 21, 2010	Sheet 39 of 40
	1	

5

4

3

2

1

D

D

C

C

B

B

A

A

Shuttle Inc		
Title		
A14HV		
Size	Document Number	Rev
Custom	History	A
Date:	Tuesday, September 21, 2010	Sheet 40 of 40
		1