


Z8V Serials SKL ULT SYSTEM BLOCK DIAGRAM

https://t.me/schematics4laptop
https://t.me/biosarchive

https://t.me/schematics4laptop
https://t.me/biosarchive



- BOM**
- IV@ : iGPU
 - EV@ : Optimus
 - KBL@ : Keyboard backlight
 - TPM@ : TPM
 - GS@ : G-SENSOR
 - TDI@ : TOUCH PAD I2C
 - TSU@ : TOUCH SCREEN USB
 - TSI@ : TOUCH SCREEN I2C
 - GT3@ : GT3 CPU
 - NAC@ : Non IOAC
 - IOAC@ : For IOAC

BQ24780RUYR Battery Charger P30	G5316RZ1D +1.2VSUS P34	Thermal Protection Discharger P38
RT6575AGQ +3V/+5V P31	MDV1528Q +5V_S5/+3V_S5/+3V/+5V P31	UP1658RQKF +VGPU CORE P39
RT8237CZQW +1V_S5 P32	ISL95859HRTZ-T +VCORE/VCCSA/VCCGT P35	RT8068AZQW +1.05V_GFX/+3V_GFX +1.5V_GFX P40
NB681GD-Z +VCCOPC/+VCCOPIO P33		

https://t.me/schematics4laptop
https://t.me/biosarchive


https://t.me/schematics4laptop
https://t.me/biosarchive

https://t.me/schematics4laptop
https://t.me/biosarchive

https://t.me/schematics4laptop
https://t.me/biosarchive


https://t.me/schematics4laptop
https://t.me/biosarchive

Skylake ULT (DISPLAY,eDP)



EDP Panel

Reserve 2 Lane for 4K x 2K







eDP_RCOMP
 Trace length < 100 mils
 Trace width = 20 mils
 Trace spacing = 25 mils

H_PECI (50ohm)
 Route on microstrip only
 Spacing >18 mils
 Trace Length: 0.4-6.125 inches

BPM#(0-7)
 Trace Length 1-6 inches
 Length match < 300 mils


SM_RCMP#(0:2)
 Trace length < 500 mils
 Trace width = 12-15 mils
 Trace spacing = 20 mils



PCH JTAG
 JTAG_TCK, JTAG_TMS
 Trace Length < 9000mils

TCK, TMS
 Trace Length < 9000mils

MP remove(Intel)




H_PWRGOOD (50ohm)
 Trace Length: 1-11.25 inches



.XDP_TCK1.XDP_TMS
 don't need pull up or pull down
 XDP_TCK0 R558 Stuff

CPU thermal trip



<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>



<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>
<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

Change Data and DQS to interleave.

SKL ULT (DDR4)

SKL ULT (DDR4)



<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

Stuff Q54 for both UMA and GPU in DDR_VTT_CNTL


REV:E connect to GND

DRAM COMP

DRAM_RST


CPU

DRAM




H_PECI (50ohm)
If route on microstrip,
Spacing need >18 mils
Trace Length: 2-15 inches

H_PWRGOOD (50ohm)
Trace Length: 1-11.25 inches




PU 2.2K for touch pad I2C bus (400 KHz)






UART2 for RMT

Touch PAD
Touch Screen

HDA



	DGPU_PW_CTRL#	VGA H/W signal	Setup Menu	UMA boot
UMA Only	1	UMA	Hidden	UMA boot
SG/Optimize	0	GPU	Hidden	GPU boot



Skylake-U Strapping Table


Pin Name	Strap description	Sampled	Configuration	note
GPP_B14 (SPKR)	Top-Block Swap override	PCH_PWROK	0 = *Disable Top Swap (iPD 20K) 1 = Enable Top Swap Mode	
GPP_B18 (GSPi0_MOSI)	No reboot	PCH_PWROK	0 = *Disable No Reboot (iPD 20K) 1 = Enable No Reboot Mode	
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	0 = *Disable Intel ME Crypt to TLS (iPD 20K) 1 = Enable Intel ME Crypt to TLS	SMBALERT# (7)
GPP_B22 (GSPi1_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	0 = *SPI (iPD 20K) 1 = LPC	
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	0 = *LPC is selected for EC (iPD 20K) 1 = eSPI selected for EC	SML0ALERT# (7)
SPI0_MOSI	Reserved	RSMRST#	(iPU 15 - 40K)	
SPI0_MISO	Reserved	RSMRST#	(iPU 15 - 40K)	
GPP_B23 (SML1ALERT# /PCHHOT#)	Reserved	RSMRST#	(iPD 20K)	
SPI0_IO2	Reserved	RSMRST#	(iPU 15 - 40K)	
SPI0_IO3	Reserved	RSMRST#	(iPU 15 - 40K)	
HDA_SDO / I2S_TXD0	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = *Enable security in the Flash Description (iPD 20K) 1 = Disable Flash Descriptor Security (Override)	change location to near CPU to prevent impact HDA_SDO signal ME_WR# (28)
GPP_E19 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	0 = *Port B is not detected (iPD 20K) 1 =Port B is detected	
GPP_E21 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	0 = *Port C is not detected (iPD 20K) 1 =Port C is detected	

<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

<https://t.me/schematicsLaptop>
<https://t.me/biosarchive>

Quanta Computer Inc.
PROJECT : ZRW








Size	Document Number	Rev
	Skylake 6/7 (PEG/DMI/FDI)	1A
Date:	Monday, February 22, 2016	Sheet 4 of 46




https://t.me/schematics_laptop
<https://t.me/biosarchive>

https://t.me/schematics_laptop
<https://t.me/biosarchive>


https://t.me/schematics_laptop
<https://t.me/biosarchive>





- 1. AHL03003057 DBV CR2032
- 2. AHL03003003 VDE CR2032




1V power plane
0.71 checklist p14






PCH SPI ROM(8M)



15ohm CS01502JB12
33ohm CS03302JB29










SP@ socket P/N: DFHS08FS023 only for A-TEST


SPI ROM	Vender	Size	Quanta P/N	Vender P/N
Skylake 3.3V	WND	8M	AKE3EFP0N07	W25Q64FVSSIQ
	GGD	8M	AKE2EZN0Q00	GD25B64CSIGR






	Low	High		Low	High
BOARD_ID0	VRAM X32 (R506)	VRAM X16 (R507)	BOARD_ID5	For 14" (R495)	For 15" / 17" (R501)
BOARD_ID1	Non IOAC (R504)	IOAC (R505)	BOARD_ID6	Reserved (Default)	Reserve
BOARD_ID2	Non G-sensor (R521)	G-sensor (R522)	BOARD_ID7	Reserved (Default)	Reserve
BOARD_ID3	No TPM (R498)	TPM (R499)			
BOARD_ID4	No-Touch panel (R500)	Touch panel (R500)			







Pin Name	Strap description	Configuration	Note
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	1 = *Normal Operation; No stall (IPU 3K) 0 = Stall	
CFG[1]	Reserved Configuration lane		
CFG[2]	PCI Express* Static x16 Lane Numbering Reversal	1 = *Normal Operation(iPU 3K) 0 = Lan number reversed	H & S processor used only
CFG[3]	Reserved Configuration lane		
CFG[4]	eDP enable	1 = Disabled (iPU 3K) 0 = *Enabled	CFG4 R455 1K 4
CFG[6:5]	PCI Express* Bifunction	00 = 1x8, 2x4 PCI Express* 01 = reserved 10 = 2x8 PCI Express* 11 = 1x16 PCI Express*	H & S processor used only
CFG[7]	PEG Training	1 = *PEG Train immediately follow RESET# de-assertion (iPU 3K) 0 = PEG wait for BIOS for training	H & S processor used only
CFG[19:8]	Reserved Configuration lane		

Skylake ULT (GND)





 Quanta Computer Inc. PROJECT : ZRW		Rev
		1A
Size	Document Number	
Skylake 10/17/18 (GND)		
Date:	Monday, February 22, 2016	Sheet 10 of 46

P/N and F/P




DDR4 SODIMM 260 PIN (260P)




12/21 Change JDM2 footprint to "ddr4-d4as0-26001-1p52-std-smt " for SMT request

VREF DQ0 M1 Solution











Place these Caps near So-Dimm1.



(3,5,12,33) +1.2VSUS
 (12,33) +VDDQ_VTT
 +3V

(2,4,6,7,8,9,12,13,15,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,37,38,39)





Quanta Computer Inc.






PROJECT : Z8V

Size: Document Number: Rev: 1A

N16S-GT - 1/5 (PCIe)


Date: Monday, February 22, 2016 Sheet: 13 of 46

U1030D N15P-GT			
× AH8	IFPAB_PLLVDD	[IFPA/B_LVDS]	IFPA_TXC IFPA_TXC_N IFPA_TXD0 IFPA_TXD0_N IFPA_TXD1 IFPA_TXD1_N IFPA_TXD2 IFPA_TXD2_N IFPA_TXD3 IFPA_TXD3_N
× AG8	IFPA_IOVDD		
× AG9	IFPB_IOVDD		
× AJ8	IFPAB_RSET		
			IFPB_TXC IFPB_TXC_N IFPB_TXD4 IFPB_TXD4_N IFPB_TXD5 IFPB_TXD5_N IFPB_TXD6 IFPB_TXD6_N IFPB_TXD7 IFPB_TXD7_N
× AF7	IFPC_PLLVDD	[IFPC/D_TMSD]	IFPC_AUX_I2CW_SCL IFPC_AUX_I2CW_SDA_N
× AG7	IFPD_PLLVDD		IFPC_L0 IFPC_L1 IFPC_L1_N IFPC_L2 IFPC_L2_N IFPC_L3 IFPC_L3_N
× AF6	IFPC_IOVDD		
× AG6	IFPD_IOVDD		IFPD_AUX_I2CX_SCL IFPD_AUX_I2CX_SDA_N
× AF8	IFPC_RSET		IFPD_L0 IFPD_L1 IFPD_L1_N IFPD_L2 IFPD_L2_N IFPD_L3 IFPD_L3_N
× AN2	NC		
× AB8	IFPEF_PLLVDD	[IFPE/F_DP]	IFPE_AUX_I2CY_SCL IFPE_AUX_I2CY_SDA_N
× AC7	IFPE_IOVDD		IFPE_L0 IFPE_L1 IFPE_L1_N IFPE_L2 IFPE_L2_N IFPE_L3 IFPE_L3_N
× AC8	IFPF_IOVDD		
× AD6	IFPEF_RSET		IFPF_AUX_I2CZ_SCL IFPF_AUX_I2CZ_SDA_N
			IFPF_L0 IFPF_L1 IFPF_L1_N IFPF_L2 IFPF_L2_N IFPF_L3 IFPF_L3_N
× AG10	DACA_VDD	[DACA/B_CRT]	DACA_RED DACA_GREEN DACA_BLUE
× AP9	DACA_VREF		
× AP8	DACA_RSET		DACA_HSYNC DACA_VSYNC







- Resistor P/N**
 4.99K → CS24992FB26
 10K → CS31002FB26
 15K → CS31502FB29
 20K → CS32002FB29
 24.9K → CS32492FB16
 30.1K → CS33012FB18
 34.8K → CS33482FB22
 45.3K → CS34532FB18 GM
 49.9K → CS34992FB10 GT

Package	DevID
N16S-GT1-KB	GB4b-128
N16S-GTR	GB4b-128
	0x179C
	0x134D



Reserve PU/PD for Debug







[MIOA]

[MIOB]

[MISC_GPIO/I2C/JTAG/THER]

[MISC_ROM]



	PU +3V_MAIN	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

Mult-level mode strapping:

- For N16S-GT1-KB-A2 :
 R490=40.2K PD
 1.ROM_SCLK = 4.99K PU
 2.ROM_SO = 4.99K PU (N16S-GTR = 4.99KPD)
 3.ROM_SI = Memory strap setting
 4.STRAP0 = 49.9K PU
 5.Strap4~1 = Reserve Pull up and Pull down

	N16S-GT1-KB-A2	N16S-GTR
ROM_SO	R93 PU 4.99K	R92 PD 4.99K
ROM_SI	As below configuration table	


N16S-GT1-KB-A2 VRAM Configuration Table:

ROM_SI	DESCRIPTION	Vendor	Vendor P/N	STN P/N	ROM_SI
4GbX2 (1GB)	0011 (0x3) 0110 (0x6)	GDDR5 128MBx32,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 20K Pull down AKG5PWUTW21 34.8K Pull down
4GbX4 (2GB)	0011 (0x3) 0110 (0x6)	GDDR5 256MBx16,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 20K Pull down AKG5PWUTW21 34.8K Pull down
8GbX2 (2GB)	0000 (0x0) 0001 (0x1)	GDDR5 256MBx32,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60:A--A die	AKG5QDGT502 4.99K Pull up AKG5LGUTL04 10K Pull up
8GbX4 (4GB)	0000 (0x0) 0001 (0x1)	GDDR5 512MBx16,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60:A--A die	AKG5QDGT502 4.99K Pull up AKG5LGUTL04 10K Pull up

N16S-GTR VRAM Configuration Table:

ROM_SI	DESCRIPTION	Vendor	Vendor P/N	STN P/N	ROM_SI
4GbX2 (1GB)	0011 (0x3) 0110 (0x6)	GDDR5 128MBx32,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 20K Pull down AKG5PWUTW21 34.8K Pull down
4GbX4 (2GB)	0011 (0x3) 0110 (0x6)	GDDR5 256MBx16,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 20K Pull down AKG5PWUTW21 34.8K Pull down
8GbX2 (2GB)	0000 (0x0) 0001 (0x1)	GDDR5 256MBx32,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60:A--A die	AKG5QDGT502 4.99K Pull down AKG5LGUTL04 10K Pull down
8GbX4 (4GB)	0000 (0x0) 0001 (0x1)	GDDR5 512MBx16,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60:A--A die	AKG5QDGT502 4.99K Pull down AKG5LGUTL04 10K Pull down

N16S-GT1-KB-A2 (GB4b-128)				
	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep footprint to PU to 3V3_AON and PD to GND [Stuff 49.9K PU]			
STRAP1	Keep footprint to PU to 3V3_AON and PD to GND [Do Not Stuff]			
STRAP2				
STRAP3				
STRAP4				



Quanta Computer Inc.
PROJECT : Z8V

Size	Document Number	Rev
	N16S-GT - 5/5 (Power)	1A
Date:	Monday, February 22, 2016	Sheet 17 of 45



Channel 0 <0-31>

LOWER HALF

Channel 0 <32-63>

MF=0 Non-mirrored

MF=1 mirrored







GDDR5 Mode II Mapping table showing memory bank and bit assignments for Channel 0 and Channel 1.

Quanta Computer Inc. PROJECT : 28V N13PGV GDDR5x32-VRAM

20120117 Add C764 for BMT suggestion.

DP TO VGA



- Note:
- 1- C1,C3,C4,C5,C11,C16, C21 should be placed close to chip
 - 2- C5 should be X5R material
 - 3- R6, R7, R8 should be 75 ohm with +/-1%
 - 4- Suggest to connect Pin 29 and Pin 30 to PCH SMBUS for debug purpose.
 - 5- This configuration is for internal ROM mode and using embedded LDO mode.

(2,4,6,7,8,9,11,12,13,15,20,21,22,23,24,25,26,27,28,30,31,32,33,34,37,38,39) +3V
 (20,21,23,24,26,30,37) +5V

Quanta Computer Inc.
 PROJECT : ZRW

Size	Document Number	Rev
	DP to VGA iT6165	1A
Date:	Monday, February 22, 2016	Sheet 19 of 46


HDMI

<HDM>


OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode; DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode



Inputs	EQ1	EQ0	Equalization for 3 Gbit/s
	short to GND	short to GND	0 dB
	short to GND	short to V _{DD}	2 dB
	short to V _{DD}	short to GND	4 dB
	short to V _{DD}	short to V _{DD}	6 dB






From PCH




HDMI-detect


S5 input high



HDMI connector



EMI




Power trace tracking





Quanta Computer Inc.
PROJECT : ZRW
HDMI (PS8407 4k*2k)

Size: Document Number
 Date: Monday, February 22, 2016
 Sheet: 21 of 46
 Rev: 1A



BG625000081 -> TXC(1st)
 BG625000085 -> HHE(2nd)

Consider VCC33 may be connected to Main Power or chipset/bios's GPO, the pull-low resistor R14 can be NC only when Main Power or chipset/bios's GPO can ensure to drive the ISOLATEB pin to a voltage level < 0.8V at the system state S3-S5. If the ISOLATEB pin can not be well-controlled to a voltage level < 0.8V at S3-S5, the pull-low resistor R14 is needed to make sure the LAN chip is well isolated.






Leakage circuit (MPC)


Transformer

Layout: All termination signal should have 30 mil trace


RJ45 Connector




Codec(ADO)




DC-DET circuit(ADO)




D-Mic (MIC)




Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)




Codec PWR 5V(ADO)




Mute(ADO)





Internal Speaker




Codec PWR 1.5V(ADO)







NGFF_M.2 SSD (NGF)




KEYBOARD (KBC)




KB_BL LED (KBC)



G-sensor(ACS)




TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)




CPU FAN (THM)

12/16 Change FAN design from PWM-type to DAC-type



POWER LED(UIF)




Quanta Computer Inc.
 PROJECT : ZRW

Size Document Number
 KB/TP/FAN

Date: Monday, February 22, 2016 Sheet 26 of 46

	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X



USB Charger to 3.0 (UBC)






GMT:AL003703000(G3703)
 TI:AL002544001(TPS2544)
 Silergy: AL055544000 (SLGC55544VTR)

ILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:
 1. ILIM_SEL is always set high
 2. Load Detection - Port Power Management is not used
 3. Mouse / Keyboard wake function is not used
 If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use
 $ILIM_LO < 80.6 \text{ k}\Omega$
 The following equation programs the typical current limit:
 $IOS_typ(mA) = 50,250 / \{RILIM_XX(K\Omega) + 0.1\}$
 (1)
 RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.


USB 3.0 Connector (UB3)



Enable: Low Active /2.5A
 BCD:AL002822000
 GMT:AL000524007




USB protection diodes for ESD,
 as close as possible to USB connector pins.



USB protection diodes for ESD,
 as close as possible to USB connector pins.



USB2.0 DB (UB2)




Enable: Low Active /2.5A
 BCD:AL002822000
 GMT:AL000524007

Pin Numbers:
 USBPWR: 5
 Audio Signal: 5
 ADDO_GND: 4
 NC: 1
 USBP2+/-: 2






Card Reader (CRD)



12/31 Add R696 for discharge





Quanta Computer Inc.
PROJECT : ZRW
 Size Document Number
USB3/Charger/CR/USB2 DB
 Date: Monday, February 22, 2016 Sheet 27 of 46





Double Check ADP-In Type

12/22 Change PJ2 Footprint to *50320-0040n-001-4p-1-umt* & reverse Pin1-4 for BJT request




UMA-> PR342 CS31542FB14 15.4K 1/16W +-1% (0402) For 78W
Dis-> PR342 CS31272FB17 12.7K 1/16W +-1% (0402) For 95W

Double Check BATT-In Type




Check PU high with HW side

Power charger circuit reserve 2N7002 for GPU throttling




REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr}$
 $= 0.793V$ for 3.965A current limit
ILIM=0.793V
Rsr = 0.01ohm

Quanta Computer Inc.
PROJECT : ZRW
Charger (BQ24780S)
Date: Monday, February 22, 2016 Sheet 29 of 46



OCP:12A
 $L(\text{ripple current}) = (9-5)^2 / (2.2 \mu \cdot 0.35 \text{M}^2 \cdot 9) = 3.367 \text{A}$
 $I_{\text{ocp}} = 12 - (3.367/2) = 10.316 \text{A}$
 $V_{\text{th}} = (10.316 \text{A} \cdot 14.5 \text{m}\Omega) + 1 \text{mV} = 150.589 \text{mV}$
 $R(\text{lim}) = (150.589 \text{mV}^2) / 10 \mu \text{A} = 120.47 \text{K}$





OCP:10A
 $L(\text{ripple current}) = (9-3.3)^2 / (3.3 / (2.2 \mu \cdot 0.355 \text{M}^2 \cdot 9)) = 2.676 \text{A}$
 $I_{\text{ocp}} = 10 - (2.676/2) = 8.662 \text{A}$
 $V_{\text{th}} = (8.662 \text{A} \cdot 14.5 \text{m}\Omega) + 1 \text{mV} = 126.599 \text{mV}$
 $R(\text{lim}) = (126.599 \text{mV}^2) / 10 \mu \text{A} = 101.279 \text{K}$

Rds(on)=14.5m ohm


Rds(on)=14.5m ohm

PR189 change to 9.31K for IR camera



Soft-Start

Soft-Start



+1V_S5
 1.0 Volt +/- 5%
 TDC : 6.82A
 PEAK : 9.1A
 Width : 280mil

$$V_o = 0.8 * (R1 + R2) / R2 = 1V$$

TDC : 2.36A
 PEAK : 3.14A
 Width : 100mil

TDC : 0.18A
 PEAK : 0.24A
 Width : 20mil

12/28 Change VCCIO design


ZRW Rev F Add

Quanta Computer Inc.
 PROJECT : ZRW

Size	Document Number	Rev
	+1V_S5 (G5335QT2U)	1A
Date:	Monday, February 22, 2016	Sheet 31 of 46



+VCCOPC Power only for 2+3e CPU

+VCCOPC
TDC : 4.5A
PEAK : 6A
Width : 200mil




Mode	VR Rail
0 ohm	VCCIO
Floating	PRIMCORE
100K	EDRAM/EPIO
150K	Other

	LP#	C1	C0	Vo
VCCEDRAM	0	X	X	0V
	1	0	0	0.8V(MSM)
	1	0	1	0.95V
	1	1	0	1.0V
	1	1	1	1.05V




Quanta Computer Inc.
PROJECT : ZRW


Size	Document Number +VCCOPC (NB681GD-Z)	Rev 1A
Date:	Monday, February 22, 2016	Sheet 32 of 46



+2.5VSUS Power Rail For DDR4




10/26 Reserve +2.5V for DDR4 VDDSPD



Check PU high with HW

- GT2 : PR217 Unstuff
- GT3 : PR34 CS00002JB38 0 ohm
- GT2 : PC26 Unstuff
- GT2 : PC27 Unstuff
- GT2 : PR220 CS12672FB02 267 ohm
- GT2 : PC29 CH31004KB17 0.01uF/25V
- GT2 : PC30 CH41002KB93 0.1uF/10V
- GT2 : PR224 CS38872FB18 88.7K
- GT2 : PR232 CS37872FB15 78.7K
- GT2 : PR239 CS41622FB11 162K
- GT2 : PR225 CS21912FB13 1.91K
- GT2 : PR243 CS12492FB12 249
- GT2 : PR233 CS21372FB19 1.37K
- GT3 : PR217 CS41003F32 100K
- GT3 : PR34 Unstuff
- GT3 : PC26 CH3224K1B01 0.022u/25V
- GT3 : PC27 CH3224K1B01 0.022u/25V
- GT3 : PR220 CS13242FB07 324 ohm
- GT3 : PC29 CH3473K1B00 47nF/25V
- GT3 : PC30 CH4152K9B02 0.15uF/10V
- GT3 : PR224 CS39312FB15 93.1K
- GT3 : PR232 CS38872FB18 88.7K
- GT3 : PR239 CS41402FB14 140K CQ1A
- GT3 : PR225 CS22552FB01 2.55K
- GT3 : PR243 CS12742FB02 274
- GT3 : PR230 CS21542FB00 1.54K

IMVP8 Vcore Controller
 Rail A (1 phase) : VCORE
 Rail B (2 phase) : VCCGT
 Rail C (1 phase) : VCCSA




Skylake-U U23e 15W/28W (1+2+1 Phase)

VCCGTU merge to VCCBST

VCORE	VCCGT	VCCSA	VCCGTU
Icc TDC PL2 : 23A	Icc TDC PL2 : 40A	Icc TDC PL2 : 6A	
Icc Max : 32A	Icc Max : 64A	Icc Max : 7A	
OCP : 35A	OCP : A	OCP : 8A	
Fsw : 800KHz	Fsw : 800KHz	Fsw : 800KHz	
VCORE L/L :	VCCGT L/L :	VCCSA L/L :	
R_DC_LL : 2.1mV/A	R_DC_LL : 2mV/A	R_DC_LL : 10.3mV/A	
R_AC_LL : 2.1mV/A	R_AC_LL : 2mV/A	R_AC_LL : 10.3mV/A	


GT2: PR19 Unstuff GT3: PR19 CS41003F932 100K

VCORE





VCORE
 Icc TDC PL2 : 23A
 Icc Max : 29A
 OCP : 35A
 Fsw : 800KHz
VCORE LL :
 R_DC_LL : 2.1mV/A
 R_AC_LL : 2.1mV/A

VCCGT




VCCGT
 Icc TDC PL2 : 40A
 Icc Max : 64A
 OCP : A
 Fsw : 800KHz
VCCGT LL :
 R_DC_LL : 2mV/A
 R_AC_LL : 2mV/A


VCCGT = 1 phase for U22 ,不上件
 VCCGT = 2 phase for U23e ,上件





VCCSA




VCCSA
 Icc TDC PL2 : 5A
 Icc Max : 5A
 OCP : 6A
 Fsw : 800KHz
VCCSA L/L :
 R_DC_LL : 10.3mV/A
 R_AC_LL : 10.3mV/A

 Quanta Computer Inc. PROJECT : ZRW		Rev
		1A
Size	Document Number	
VCCSA (ISL95808HRZ-T)		
Date:	Monday, February 22, 2016	Sheet 36 of 46





Thermal protection

Need fine tune for thermal protect point
Note placement position
TEMP=85C




For EC control thermal protection (output 3.3V)






N16S-GT (23W/GDDR5)
OpenVR Config:B

+VGPU_CORE
 Countinue current:26.5A
 Peak current:53A
 OCP:72A
 FSW:300KHz
 L/L=0mV/A


 Quanta Computer Inc. PROJECT : ZRW		
Size	Document Number	Rev
	+VGPU_CORE(UP1658RQKF)	1A
Date:	Monday, February 22, 2016	Sheet 38 of 46

(13,14,15) +1.05V_GFX
(13,15,16,29) +3V_GFX
(14,18) +1.35V_GFX

+1.05V_GFX
TDC : 1.58A
PEAK : 2.1A
Width : 80mil




$V_o = 0.6 * (R1+R2)/R2$



+3V_GFX
TDC : 0.05A
PEAK : 0.06A
Width : 20mil



+1.35V_GFX for GDDR5



+1.35V_GFX
1.35 Volt +/- 5%
TDC : 4.67A
PEAK : 6.22A
Width : 200mil


$V_o = 0.8 * (R1+R2)/R2 = 1.35V$

VGA power up sequence




N15x Power on sequence
 Notes: -All 3.3V includes all rails powered at 3.3V
 -PEX_VDD 1.05V includes all rails that are shared

VGA Reset




PEX_RST timing




Battery Mode

Non Deep Sx



Skylake U Non-Deep Sx Platform Power on sequence



實線表default
虛線表reserve

