


ZQ9 SYSTEM BLOCK DIAGRAM

BOM P/N	Description




BOM Option Table


Reference	Description
IV@	for UMA only SKU
EV@	for Discrete Graphic only SKU
VRAM@	for different VRAM parts
*	do not stuff

ISL88731A Battery Charger P36	UP6111AQDD +1.05V P39	ISL62881HRZ-T +VGF_X_AXG P41
RT8206B 3V/5V P37	RT8207A +1.5V_SUS P40	HPA00835RTER +1.8V P43
ADP3212 CPU core P38	MAX8792ETD+T +VGPU_CORE P42	Discharger P43
RT9018A +1V P44		Thermal Protection P44

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDC)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart






CPU_CLK select





	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus



CLK Enable










Quanta Computer Inc.
PROJECT : ZQ9

Size	Document Number	Rev
	Clock Generator	1A
Date:	Tuesday, June 22, 2010	Sheet 3 of 45

DPLL_REF_SSCLK and DPLL_REF_SSCCLK can be connected to GND on Arrandale directly if motherboard only supports discrete graphics. If motherboard supports integrated graphics but without eDP, these pins can also be connected to GND directly.



<The GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], FDI_INT>Note that if these signals are left as no connect, there are no functional impacts, but a small amount of power (~15 mW) maybe wasted.




Scan Chain (Default) STUFF -> R469, R491, R507
NO STUFF -> R489, R490

CPU Only STUFF -> R490, R491
NO STUFF -> R469, R489, R507

GMCH Only STUFF -> R489, R507
NO STUFF -> R491, R490, R469

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.

CPU Core Power U22F


5/27 cost down
ARD:48A
CFD:52A
 +VCC_CORE



U22F

VTT Rail Values are
 Auburndale VTT=1.05V
 Clarkfield VTT=1.1V

18A → +1.05V



1.1V RAIL POWER
 CPU CORE SUPPLY

POWER





CPU VIDS

SENSE LINES

Clarkfield/Aubundale

AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




GRAPHICS

POWER

FDI

PG & DMT

Clarkfield/Aubundale




Note:
 For Validating 1MΩ VR R6451 should be STUFF
 and R2N1 NO_STUFF

HFM_VID : Max 1.4V
 LFM_VID : Min 0.65V




AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)



Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R128 \sim 3.01K NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R125 \sim 3.01K/F 4
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R127 \sim 3.01K
				CFG7 R126 \sim 3.01K/F 4



Quanta Computer Inc.
PROJECT : ZR7B



Size	Document Number	Rev
AUBURND4 4/4		1A
Date:	Tuesday, June 22, 2010	Sheet 7 of 45

IBEX PEAK-M (DMI, FDI, GPIO)


AC-coupling CAP place close to PCH

0-ohm resistor place close to PCH


IBEX PEAK-M (LVDS, DDI)



PCH Pull-high/low




System PWR_OK




Quanta Computer Inc.
PROJECT : ZQ9

Size	Document Number	Rev	
	IBEX PEAK-M 1/6	1A	
Date:	Tuesday, June 22, 2010	Sheet	8 of 45

RTC Circuitry




HDA_SYNC (PCH strap pin)
 Internal weak pull-down
 VCCVRM=>+1.8V (default)
 external pull-up
 VCCVRM=>+1.5V




Note:
 SATA port2/3 may not be available on all PCH sku
 (HM55 support 3 port only)

HDA Bus








PCH SPI




PCH Strap Pin Configuration Table-1

INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC - R489 - 330K 6 - PCH_INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disable	+3V - R540 - 1K 4 - SPI_SI_R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V - R532 - 1K F 4 - SPKR
HDA_DOCK_EN# / GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33 - R164 - 1K F 4 - R145 - 1K F 4 - +3V
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	<10> - R129 - 1K 4 - R122 - 1K 4 - R131 - 1K 4 - +3V
GNT2# / GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	<10> - PWM_SELECT# - R158 - 1K F 4
GNT3# / GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	<10> - PCI_GNT3# - R421 - 10K F 4
NV_ALE	IntelR Anti-Theft Technology HDD Data Protection (Intel AT-0) Enable	1 = Enabled 0 = Disabled (Default)	<10> - NV_ALE - R202 - 1K F 4 - +1.8V
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	<10> - NV_CLE - R206 - 1K F 4 - +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	<SV> - GPIO8 - R204 - 10K 4 - +3V - R203 - 1K 4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	<11> - CR_WAKE# - R244 - 1K 4 - +3V - R244
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	<11> - PCH_GPIO27 - R221 - 10K 4



Quanta Computer Inc.
PROJECT : ZQ9
Size Document Number
IBEX PEAK-M 3/6 Rev 1A
Date: Tuesday, June 22, 2010 Sheet 10 of 46



IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




dGPU_PWR_EN# should be stable before dGPU_VRON enable

SML1ALERT# R524 Short 4
EC suggestion use GPIO49 for FAN control

SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose









SV_SET_UP 1-X High = Strong (Default)



5/18 separate for 14" & 15"




BOARD_ID0	High = 15"
	Low = 14"
RSV_GPIO8	High = Disable
	Low = Enable

IBEX PEAK-M (POWER)








HDA_SYNC (PCH strap pin)
 Internal weak pull-down
 VCCV RM => +1.8V (default)
 external pull-up
 VCCV RM => +1.5V

3.3 V. This rail should be powered during B9 system state.
 Note that Thermal Sensor shares the same power supply rail with DAC.
 The external filters on this pin are not needed in case internal graphic is disabled so only 3.3V connection is required.



POWER





PROJECT : ZQ9

IBEX PEAK-M/5/6

Date: Tuesday, June 22, 2010 Sheet 12 of 45


IBEX PEAK-M (GND)











Quanta Computer Inc.
PROJECT : ZQ9

Size	Document Number	Rev
	IBEX PEAK-M 6/6	1A
Date:	Tuesday, June 22, 2010	Sheet 13 of 45



Place these Caps near So-Dimm0.









GPU_1(VGA)

U15A

0518 SWAP PCIE for VGA side



0518 SWAP PCIE for VGA side



<10> CLK_PCIE_VGA
 <10> CLK_PCIE_VGA#

For Broadway, Madison and Park the PWRGOOD ball must be connected to ground

<11> GPU_RST#



For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

Madison	AJ007720T02
Park	AJ077400T08

Quanta Computer Inc.
 PROJECT : ZQ9

Size	Document Number	Rev
	Madison/Park M2-PCIE I/F	1A
Date:	Tuesday, June 22, 2010	Sheet 16 of 45


GPU_2(VGA)


GPU Power-on sequence

- 1 => MAINON
- 2 => +VGPU_CORE
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +1.8V_GPU
- 6 => GPU_RST#

1.8V GPIO

3.3V GPIO





6/9 stuff all for Park by AMD's suggestion


EV@Park_M2

EV@Park_M2

5/17 Change the design

Place all these components very close to GPU

For DDR3, MVDDQ = 1.5V (7.5A)



BIF_VDDC should be connected to VDDC if BACO feature not used.
For BACO, refer to the databook

Pin different between Broadway and Madison

Pin	Broadway	Madison
N27	VDDC	BIF_VDDC
AL31	TS_A	NC_TS_A
AL21	GND	PX_EN


GPU +3V power


5/13 change the enable signal
Fine-tune Power-on sequence

PowerPlex control signal for Madison and Park only
If not used, can be disconnected.
PX_EN = LOW, turn on the regulators
PX_EN = HIGH, turn off the regulators
An output low '0V' will turn the regulators ON. PX_EN outputs low (0V) by default.
If this signal is unused, it can be NC (not connected) or connected to ground.


Quanta Computer Inc.
PROJECT : ZQ9
Document Number: **Madison/Park M2 (PWR/GND)**
Rev 1A
Date: Tuesday, June 22, 2010 Sheet 19 of 45

GPU_5(VGA)



 Quanta Computer Inc. PROJECT : ZQ9		Rev
		1A
Size	Document Number	
<Doc>		
Date:	Tuesday, June 22, 2010	Sheet 20 of 45

PIN STRAPS(VGA)



Size of the primary memory apertures	GPIO[13:11]
128 MB	000
256MB	001
64 MB	010
32 MB	011
More than 512 MB	Not Supported

CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0	
ROMIDCFG[2:0]	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	001	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM(VGA) 5/17 delete EEPROM



DDR3 Memory Aperture size(GPU)

DDR3 Memory size					
Vendor	Vendor P/N	STN B/S P/N	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1	0	0
	H5TQ2G63BFR-12C	AKD5MGGTW03 (128M*16)	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500 (128m*16)	0	0	1
AMD	23EY2387MA12-SZ	AKD5LGGT700	0	1	0

Thermal Sensor(VGA)

Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

Quanta Computer Inc.
PROJECT : ZQ9



Size Document Number Strip/Thermal Rev 1A
Date: Tuesday, June 22, 2010 Sheet 21 of 45

CHANNEL B: 512MB DDR3 (16*64M*4pcs)

Park, M92M Use Channel B Memory Interface Only




BOT Down
TOP Down
TOP Up
BOT Up




CRT Switch

IV@ 0_ohm Resistor place close to Joint-Point





CRT



LVDS


LVDS

0_ohm Resistor place close to Joint-Point




CCD +3V-current budget 0.2A

5/21 Change the LVDS connector and swap




Lid Switch (Hall sensor)

LCD Power




Backlight Control




I@ HDMI LEVEL SHIFTER


IV@
EV@



SW@HDMI-detect




I2C




AC-coupling CAP place close to HDMI-connector

Switchable Graphic HDMI source


From GPU




EMI




HDMI connector




Giga-LAN BCM57780



LAN POWER



EEPROM






EEPROM Strapping

EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0

A version Still mount the EEPROM

TRANSFORMER





MINI-CARD WLAN(MPC)

+3.3V: 1000mA
 +3.3Vaux: 330mA
 +1.5V: 500mA


Debug

Check LED signal. (active high or low)


H=7.0mm
 LTS AAA-PCI-046-K01



5/13 change to 6.3V




Debug




MAIN SATA HDD

5/13 update the P/N and F/P




5/27 cost down

EE RETURN-PATH CAPACITORS



5/25 reserve for EMI

ODD (SATA)



5/2 cost down

5/26 change the footprint






Quanta Computer Inc.
PROJECT : ZQ9


Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	1A
Date:	Tuesday, June 22, 2010	Sheet 28 of 45

Codec(ADO)


HP

MUTE(AMP)







Internal Speaker



HP/SPDIF




 Quanta Computer Inc. PROJECT : ZQ9		Rev 1A
Date: Tuesday, June 22, 2010		Sheet 30 of 45

CARD READER Controller

2 IN 1 CARD READER (SD/MMC)


Clock input selection
 '1' for 48MHz input [Default, Internal PU]
 '0' for 12MHz input



crystal trace width needs at least 10 mils.

5/10 Modify


Main	DFHS11FR011
Second	DFHS11FR033




5/10 Del R40001

Close to CN14 pin 14 & pin23
 4.7u CAP close to pin23

5/10 change Card Redaer conn
 footprint sdcard-sdsn09-08-xa-11p-smt



Close to connector









PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number AU6433 CardReader	Rev 1A
Date:	Tuesday, June 22, 2010	
	Sheet	31 of 43


LED

5/13 Delete CAP & NUM LED




 Quanta Computer Inc. PROJECT : ZQ9		Size	Document Number	Rev
				1A
Date: Tuesday, June 22, 2010		Sheet	32	of 45


USB





BLUETOOTH CONNECTOR for 2.0




BLUETOOTH CONNECTOR for 3.0






USB/B




5/11 update the footprint

 Quanta Computer Inc. PROJECT : ZQ9		Rev	1A
		Size	Document Number
Date: Tuesday, June 22, 2010		Sheet 33 of 45	


K/B





CPU FAN



HOLE




TOUCHPAD & Switch CONN.



Quanta Computer Inc.
PROJECT : ZQ9

Size	Document Number	Rev
	KB/FAN/TP+FP	1A
Date:	Tuesday, June 22, 2010	Sheet 34 of 45


EC(KBC)




SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	GPU-I2C
SM Bus 4	N/A


POWER-ON Switch(KBC)




I/O ADDRESS SETTING(KBC)




SM BUS PU(KBC)




SPI FLASH(KBC)




HWPG(KBC)





INTERNAL KEYBOARD STRIP SET(KBC)






Add ESD diode base on EC FAE suggestion

 Quanta Computer Inc. PROJECT : ZQ9		Size	Document Number	Rev	
			Charger (ISL88731A)	1A	
Date:	Tuesday, June 22, 2010	Sheet	36	of	9




OCP : 6.5A



OCP : 6.5A
 $L(\text{ripple current}) = (9-5) * 5 / (2.2u * 0.4M * 9) = 2.525A$
 $I_{ocp} = 6.5 - (2.525 / 2) = 5.24A$
 $V_{th} = 5.24A * 14.2m\Omega = 0.074V$
 $R(I_{lim}) = (0.07437V * 10) / 5uA = 148.74K$
 $I_{peak}(\text{choke}) = 10.687A$

OCP : 9A
 $L(\text{ripple current}) = (9-3.3) * 3.3 / (2.2u * 0.5M * 9) = 1.9A$
 $I_{ocp} = 9 - (1.9 / 2) = 8.05A$
 $V_{th} = 8.05A * 14.2m\Omega = 114.31mV$
 $R(I_{lim}) = (114.31mV * 10) / 5uA = 228.62K$
 $I_{peak}(\text{choke}) = 11.479A$

OCP : 9A
 +3VPCU
 6.8A



2.85A

2.171A


2.66A

0.23A


Quanta Computer Inc.
PROJECT : ZQ9

Size	Document Number	Rev
	SYSTEM 5V/3V (RT8206)	1A
Date:	Tuesday, June 22, 2010	Sheet 37 of 9

VID 1.2875V



[PWM]



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$


$$Frequency = Vout / (Vin * TON)$$


$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

AO1718 $R_{dson} = 3 \sim 4.3m\Omega$
 $I(\text{ripple current}) = (19 - 1.05) * 1.05 / (0.56u * 272k * 19) \sim 6.512A$


$RILIM = 2.15m\Omega * 23 - 3.256 / 20uA = 2.122K\Omega$
 $I(\text{choke})_{peak} = 29.512A$

 Quanta Computer Inc. PROJECT : ZQ9		Size	Document Number	Rev
			+VTT (UP6111A)	1A
Date:	Tuesday, June 22, 2010	Sheet	39 of 9	



	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Int_VGA [PWM]








OCP: 25A
 Ri=2.49K
 Change Ri can adjust OCP point
 IL=7.03mV/A
 Rdrops=8.87K
 Change Rdrops can adjust loadline


OCP: 25A
 22A

Quanta Computer Inc.
PROJECT : ZQ9
 Size Document Number
+VGFX_AXG (ISL62881)
 Date: Tuesday, June 22, 2010 Sheet 41 of 9 Rev 1A


1. Level 1 Environment-related Substances should NEVER be Used.
 2. Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.







Thermal protection



For EC control thermal protection (output 3.3V)

Need fine tune for thermal protect point

