

PCB DAZ0I200101  
 MB DA60000KP10  
 USB IO/B DA60000KQ10  
 HDD/B DA400011R10  
 LED/B DA400011T10  
 TP/B DA400013910

# Compal Confidential

## P1VE6 LA7071P Schematics Document

AMD Ontario Processor with DDRIII + Hudson M1

11.6" M/B

2011-03-17

Rev : 1.0


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	Cover Page
Size	Document Number	Rev	1.0	
Customer	P1VE6 Schematics		Date:	Thursday, March 17, 2011
			Sheet	1 of 37

# Compal Confidential

Model Name : P1VE6

File Name : LA-7071P

## Brazos Platform



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams
Size B	Document Number	P1VE6 Schematics		Rev 1.0
Date:	Thursday, March 17, 2011	Sheet	2	of 37

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+1.1VALW	1.1V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+1.5VS	1.5VS switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCBATT	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## EC SM Bus1 address

## EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001-011xb	16H	SB-TSI	1001-100xb	98H

## SM Bus Controller 0

(FCH\_SMB1 - FCH\_SMB4, SMB\_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		
H_THERMTRIP# (FCH_ALERT#)		

## SM Bus Controller 1

(FCH\_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90

## BOM Structure

HDMI@ : HDMI function  
 BT@ : BT function  
 CONN@ : Conneters  
 45@ : 45 Level  
 3G@ : 3G function  
 N3G@ : None 3G function  
 CMBS@ : Combo Jack POPO noise Solution  
 NCMS@ : None Combo Jack POPO noise Solution

## FCH Hudson-M1 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	Left conn
Port1	Left conn
Port2	Right conn
Port3	WWAN
Port4	SIM
Port5	USB Camera
Port6	CardReader
Port7	BT
Port8	WiMax
Port9	WWAN
Port10	NC
Port11	NC
Port12	NC
Port13	NC

## Brazos PCIE Port List

	PCIE0	
APU	PCIE1	NC
	PCIE2	
	PCIE3	
FCH	PCIE0	NC
	PCIE1	WWAN
	PCIE2	LAN
	PCIE3	WLAN

## FCH Hudson-M1 SATA Port List

SATA0	HDD
SATA1	NC
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

## Board ID / SKU ID Table for AD channel

Vcc	+3VALW				
Ra	100K +/- 5%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	PCB Revision
0	0	0 V	0 V	0 V	0.1
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	0.2
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

## SMBUS Control Table


	Source	BATT	DIMM	MINI Card	LCD DDC ROM	HDMI DDC ROM	APU
EC_SMB_CK1 EC_SMB_DA1	KB930	V					
EC_SMB_CK2 EC_SMB_DA2	KB930						V
HDMI_DATA HDMI_CLK	APU FT1					V	
EDID_DATA EDID_CLK	APU FT1				V		
FCH_SMDAT0 FCH_SMCLK0	FCH M1		V	V			

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size B	Document Number	P1VE6 Schematics		Rev 1.0
Date:	Thursday, March 17, 2011	Sheet	9	of 37

APU C50 P/N change to SA00004KD50  
Tock 2010/12/30

SA00004KD50

R9	R352	Display
mount	@	LVDS
@	mount	eDP



Security Classification	Compal Secret Data	
Issued Date	2010/11/09	Deciphered Date
		2012/11/09


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		Rev	
Customer		Date	
Document Number		Sheet	
P1VE6 Schematics		4 of 37	
Date: Thursday, March 17, 2011		Sheet	

Compal Electronics, Inc.


FT1 CTRL/DP/CRT

DDR A D[0..63] <7,8>  
 DDR A MA[0..15] <7,8>  
 DDR A DM[0..7] <7,8>




DDR SYSTEM MEMORY





8/22 Delete C11~C18 (No VGA)  
 9/6 Change PCI-E from FCH to APU  
 9/6 Update PCI-E port List  
 9/15 Change PCI-E from APU to FCH






9/11 Delete DDR Signal link to JDIMM2




Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	FT1 DDRIII/UMI/PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	P1VE6 Schematics		Rev 1.0
Date:	Thursday, March 17, 2011	Sheet	5	of 37




SGA20331E10  
change C99,C100 from 470U to 330U , 2011/01/28 Tock  
change C99,C100 footprint from C\_D2 to C\_X for placement




SGA20331E10



8/25 Change +1.0VS to +1.05VS  
8/22 Reserve R333 (0 ohm 0603)




SGIC ONTARIO CMC50A5FFB22G1 1G BGA ABO





Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc.	
			P07-FT1 PWR/VSS	
S26	Document Number		P1VE6 Schematics	
Date:	Thursday, March 17, 2011	Sheet	6 of 37	

Change JDIMM1 socket to SP07000NN00  
2010/12/06 Tock  
Change JDIMM1 socket to SP07000NZ00  
2010/12/14 Tock




DDR A D[0..63] ↔ DDR\_A\_D[0..63] <-5.8>  
DDR A MA[0..15] ↔ DDR\_A\_MA[0..15] <-5.8>  
DDR A DM[0..7] ↔ DDR\_A\_DM[0..7] <-5.8>

Reserve C413 for DDR\_RST#  
Michael 2010/11/18




9/23 Reserve R396,R397 on CKE0 & CKE1(S3 hang Issue)



10/11 Change R396 R397 from @ to mount (For A1 APU,B0 APU no Need)

9/11 Change C137 to SGA00004L00




SGA00004L00  
change C137 to SF000002Y00  
2010/12/14 Tock

8/25 Change C137 from poly-cap to E-cap (SF000002Y00)  
8/25 Reserve C381 E-cap (SF000002Y00) on +1.5V

9/11 Remove C381



Security Classification		Compal Secret Data		Title	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3 SODIMM-I Socket	
Size	Document Number	P1VE6 Schematics		Rev	1.0
Date:	Thursday, March 17, 2011	Sheet	7	of	37





Security Classification		Compal Secret Data	
Issued Date	2010/11/09	Deciphered Date	2012/11/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
<b>Compal Electronics, Inc.</b> <b>DDR3 SODIMM-II Socket</b>			Rev 1.0
Size	Document Number	P1VE6 Schematics	
Customer			
Date:	Thursday, March 17, 2011	Sheet	8 of 37









### CMOS & LCD/PANEL BD. Conn.

#### DMIC

Add R344 0 ohm for +3VS\_MIC  
Michael 2010/11/18


Connect DMIC\_CLK,  
DMIC\_DATA  
to JLVDS1 pin 5 and 6  
Michael 2010/11/18


- 8/25 JLVDS1.5 change to INT\_MIC0 JLVDS1.6 change to GNDA
- 8/31 Update JLVDS1 Pin definition Delete R74 R76
- 9/13 Update LVDS Pin definition, Add R74,R76
- 9/13 Add Net Name +3VS\_DMIC 10/01 Remove R74,R76



Display	LVDS	eDP
R327	0 ohm	0.1uF
R328	0 ohm	0.1uF
R381	0 ohm	0.1uF
R382	0 ohm	0.1uF
R383	@	100k ohm
R73	2.2k ohm	@
R75	2.2k ohm	100k ohm

change JLVDS1 to SP010011S00  
2010/12/14 Tock








Change RP13 to R107 , R112  
Tock 2010/12/30

Change RP14 to R141 , R142  
Tock 2010/12/30


Change RP15 to R143 , R187  
Tock 2010/12/30

Change RP16 to R188 , R192  
Tock 2010/12/30

Swap HDMI Net of RP13-RP16 for layout  
Tock 2010/12/24




8/26 Change Q7 to SB000009610 Standard Part



8/19 Change Q9A Q9B to SB00000DH00 (S TR DMN66D0LDW-7 2N SOT363-6)

10/29 Add C409~C412(0.1U) on +5VS\_HDMI

10/29 Add C415~C416(0.1U) on +5VS\_HDMI\_F



10/27 Change D5 P/N from SC1B491D000 to SCS00003H00

10/27 Change F2 P/N from SP04301P120 to SP040001B00

9/20 Change R99 from HDMI@ to @  
9/20 Change Q8,R100 from @ to HDMI@



10/28 Change JHDMI1 footprint from ACON\_HMR2E-AK120D\_19P-T to ACON\_HMR2E-AK120D\_19P-S

10/07 Update JHDMI1 footprint from ACON\_HMR2E-AK120D\_19P to ACON\_HMR2E-AK120D\_19P-T

11/16 Update JHDMI1 Symbol (ACON\_HMR2E-AK120D\_19P)


8/23 Update JHDMI1 Symbol (SUYIN\_100042GR019S268ZR\_19P-T)

9/7 Update JHDMI1 Symbol (ACON\_HMR2E-AK120D\_19P)



Security Classification		Compal Secret Data		Title										
Issued Date	2010/11/09	Deciphered Date	2012/11/09	HDMI Connector										
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<table border="1"> <tr> <td>Size</td> <td>Document Number</td> <td>Rev</td> </tr> <tr> <td>Custpm</td> <td>P1VE6 Schematics</td> <td>1.0</td> </tr> <tr> <td>Date:</td> <td>Thursday, March 17, 2011</td> <td>Sheet 10 of 37</td> </tr> </table>		Size	Document Number	Rev	Custpm	P1VE6 Schematics	1.0	Date:	Thursday, March 17, 2011	Sheet 10 of 37
Size	Document Number	Rev												
Custpm	P1VE6 Schematics	1.0												
Date:	Thursday, March 17, 2011	Sheet 10 of 37												

Modify C31- C308 C303 C307 C306 C304 BOM Structure 0615  
 Change L12, L14, L15 to SM01000C600 2010/04/06



Delete Q10, R107  
 for CRT Hot Plug detect Circuit  
 2010/12/15 Tock

8/31 Delete Net Name: CRT\_HSYNC\_1, CRT\_VSYNC\_1  
 9/3 Add R375 R376 for CRT

**CRT PORT**

8/26 Change Q10 to SB000009610 Standard Part  
 8/22 Update JCRT1 Symbol from database (SUYN\_070546FR015M21TZR\_15P)

8/21 Change U2 U3 to SA00000RZ00 (TC7SET125FUF\_SC70-5)  
 8/21 Reserve R325 R326 for CRT buffer cost down

11/01 Add Net CRT4, CRT11 on JCRT.4, JCRT.11  
 remove CRT11, CRT4  
 Tock 2010/11/26


8/26 Update D8 P/N to SCS00003H00  
 8/26 Update F1 P/N to SP040001B00  
 10/4 Change from +CRT\_VCC to +CRT\_VCC\_F

Add JCRT\_4, JCRT\_5, JCRT\_11  
 2011/01/28 Tock

Delete R112 and net CRT\_DET#  
 for CRT Hot Plug detect Circuit  
 2010/12/15 Tock

8/19 Change Q11A Q11B to SB00000DH00 (S TR DMN66D0LDW-7 2N SOT363-6)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT PORT	
Size	Document Number	P1VE6 Schematics		Rev	1.0
Date:	Thursday, March 17, 2011	Sheet	11	of	37




9/2 Change R120 from 0603 to 0402  
 9/16 Change U4,C182 from @ to mount, R120, R115 from mount to @  
 9/27 Change R115 from @ to mount

WWAN FCH TX  
 LAN FCH TX  
 WLAN FCH TX

WWAN FCH RX  
 LAN FCH RX  
 WLAN FCH RX

9/6 Change PCI-E from FCH to APU  
 9/15 Change PCI-E from APU to FCH

8/25 Update JBATT1 Symbol (LOTES\_AAA-BAT-019-K01\_2P)




LAN  
 WLAN  
 WWAN

9/6 Change D10 to SC600000B00 Standard Part

9/13 Add NONCHARGE@ for D10 R244

12/07 Remove BOM structure NONCHARGE@ for D10 R244 Tock



9/1 Add R372 on CLK\_48M\_CR

9/7 Change R372 to 22 ohm

9/13 Add Net Name +RTCBATT1\_RR

9/13 Change Net Name +RTCBATT1 to +RTCBATT2

9/13 Add C392,R392,D23(CHARGE@) for RTC Charge Circuit

10/07 Change R392 from 1k to 0 ohm

10/08 Change R392 from 0 ohm to 1k ohm

11/01 Change R392 from 1k to 0 ohm


12/07 Remove R392 , C392 , D23 Tock

change R388,C361 BS from @ to 3G@ for RF solution  
 Tock 2011/03/16




11/04 Change U5 PN to SA000046HA0 (S IC 218-0792006 A13 HUDSON-M1 FCBGA 0FA)

Security Classification	Compal Secret Data	
Issued Date	2010/11/09	Deciphered Date
		2012/11/09

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




9/9 Change R117 R122 from mount to @  
 9/15 PU PE\_GPI01 100k to +SVALW  
 PE\_GPI00 R117 1 2 100K 0402 5%  
 PE\_GPI00 R122 1 2 100K 0402 5%  
 PE\_GPI00, PE\_GPI01 are for DIS only  
 It's no function for UMA  
 P1VE6 follow P5WE6 Tock 2010/11/26



reserve C359 for RF  
 Tock 2010/12/28


Title		FCH PCIE/PCI/ACPI/LPC/RTC	
Size	Document Number	P1VE6 Schematics	
Custom			
Date:	Thursday, March 17, 2011	Sheet	12 of 37





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	FCH-SATA/SPI			
Size	Document Number	Rev		
Custpm	P1VE6 Schematics		1.0	
Date:	Thursday, March 17, 2011	Sheet	14	of 37






Security Classification	Compal Secret Data		
Issued Date	2010/11/09	Deciphered Date	2012/11/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: FCH PWR			
P1VE6 Schematics			
Size	Document Number	Rev	
Custpm		1.0	
Date:	Thursday, March 17, 2011	Sheet	15 of 37






## REQUIRED STRAPS

Check Internal PU/PD

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	CLK_PCI_DB				
<b>PULL HIGH</b>	ALLOW PCIE GEN2 *	USE DEBUG STRAP	Reserved	internal EC ENABLE	Internal CLKGEN Mode *				
<b>PULL LOW</b>	FORCE PCIE GEN1	IGNORE DEBUG STRAP *	CLKGEN Mode Internal *	internal EC DISABLE *	External CLKGEN Mode				



9/13 Change R211 from mount to @, R216 from @ to mount  
9/13 Change R211 from @ to mount, R216 from mount to @


## DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
<b>PULL HIGH</b>	USE internal PLL generated PLL CLK *	ILA AUTORUN Disabled *	Selects FC PLL *	Disable I2C ROM *	Required Setting *
<b>PULL LOW</b>	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved


Check AD29,AD28 strap function

check default




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FCH-VSS/Strap P1VE6 Schematics Rev 1.0
Date:	Thursday, March 17, 2011	Sheet	16	of 37











**Power On strapping**


Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H



2010.08.21 Follow PAWGC




change T1 to SP050005900 <MHPC> but use BOTH\_GST5009-LF\_24P footprint 2010/12/14 Tock  
change TL1 PN to SP050006E00 2011/02/11 Tock




change JRJ45 to DC234005300 2010/12/14 Tock

Remove DL2-DL13 2010/12/06 Tock


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN AR8158	
Size	Document Number	Rev		1.0	
Customer	P1VE6 Schematics	Date		Thursday, March 17, 2011 Sheet 18 of 37	



2010.11.02 Del LED circuit




	XD	SD	MS
	XD_CD#		
SP1	XD_RDY	SD_WP	MS_CLK
SP2	XD_RE#		MS_INS#
SP3	XD_CE#	SD_D1	
SP4	XD_CLE	SD_D0	
SP5	XD_ALE		MS_D3
SP6	XD_WE#	SD_CD#	
SP7	XD_WP		
SP8	XD_D0	SD_CLK	MS_D2
SP9	XD_D1		MS_D0
SP10	XD_D2	SD_CMD	
SP11	XD_D3		
SP12	XD_D4	SD_D3	MS_D1
SP13	XD_D5	SD_D2	
SP14	XD_D6		MS_BS
	XD_D7		



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CARD READER RTS5138 P1VE6 Schematics Rev 1.0
Date:	Thursday, March 17, 2011	Sheet	19	of 37








Change R236, R237 to RP11  
Michael 2010/12/23

Change RP11 to R253, R254  
Michael 2010/12/30


# Mini-Express Card for WLAN



8/22 Reserve R336 (0 ohm 0805) Add net +1.5VS\_WLAN

change JMIN2 to SP07000QC00  
2010/12/14 Tock

9/2 Change ICH\_PCIE\_WAKE# to FCH\_PCIE\_WAKE#



Add C446 on PLT\_RST# for switching noise  
Tock 2010/12/28

Change RP12 to R255, R256  
Tock 2010/12/30



9/20 Add R393 R394 for SMBus  
9/17 Remove R239, R240

(9~16mA)

- 5/12 Update WLAN connector (the same as KAV60)
- 6/1 Revised 37, 39, 41, 42, 43 to NC
- 6/12 Update connector to DC040006S00
- 6/26 Update JMINI1 footprint
- 7/01 update pin 23, 25, 31, 33

<b>Compal Electronics, Inc.</b>			
Title		WLAN	
Size		Document Number	
Custpmp1VE6 Schematics		LA-6222P	
Date:	Thursday, March 17, 2011	Sheet	21 of 37


**LED PCB CONN**





- 8/22 Update JP2 Symbol from database (ACES\_85201-1605N\_16P)
- 8/24 Update JLED1 Symbol from database (ACES\_85201-1205N\_12P) & Update pin definition
- 9/1 Add LED Circuit (LED2-4(SC597UDB000)LED5(SC5191NB000), R360-R369, Q33)
- 9/1 Change All LED power to 5V
- 9/9 Change LED2-4 footprint to LED\_HT-297DQ-GQ\_4P
- 9/11 Remove LED portion

9/1 Add R373, Q34, Q35 for MEDIA\_LED#

Add C11~C14 from HDD board  
2011/01/07 Tock



**SATA HDD Conn.**




- 8/22 Change C298 from 10U 6.3V to 10U 10V
- 8/22 Reserve R337 R338 Add net +3VS\_HDD,+5VS\_HDD
- 9/1 Change Q33 to SB000009610(SSM3K7002FU\_SC70-3)
- change JHDD1 to SP01000E400 , delete C293 ~ C298
- 2010/12/14 Tock
- Modify JHDD1 pin define
- 2010/12/15 Tock

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SATA CONN./LED/B CONN./BATT CONN. P1VE6 Schematics Rev 1.0
Date:	Thursday, March 17, 2011	Sheet	22	of 37




updated SW1 symbol for SN100002K00  
2010/12/06 Tock

### ON/OFF Button



### FOR EMI




9/6 Change D13 from mount to @  
10/05 Remove D13

9/1 Remove LED2 LED3 circuit, Change 70@ to mount


9/20 Add LED2 LED3 Circuit  
9/21 Remove LED2 LED3 Circuit

change R251 from 51 ohm to 220 ohm  
2011/03/07 Tock


change R251 from 220 ohm to 100 ohm  
2011/03/16 Tock



8/26 Change D11 to SC60000B00 Standard Part



9/20 Remove R245,R248,D12




8/26 Change Q14 to SB000009610 Standard Part

EC\_ON  
C473  
100P\_0402\_50V8J  
Reserve C473 for EC\_ON  
Tock 2011/01/07

9/24 Change U9 to SA00001TC00



### LID Switch



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title	ON/OFF / PWR SW/ LID SW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	B	Document Number	P1VE6 Schematics		Rev
Date:	Thursday, March 17, 2011	Sheet	23	of	37


Change CP1 to C398, C419, C448, C449  
 Change CP2 to C453, C450, C452, C451  
 Change CP3 to C457, C454, C456, C455  
 Toek 2010/12/30

Change CP4 to C461, C458, C460, C459  
 Change CP5 to C465, C462, C464, C463  
 Change CP6 to C469, C466, C468, C467  
 Toek 2010/12/30




8/22 Update JKB1 Symbol from database (ACES\_85202-24051\_24P)  
 8/23 Update KB pin definition

### INT\_KBD Conn.



To TP/B Conn. 8/22 Update JP3 Symbol from database (ACES\_85201-0605N\_6P)  
 8/22 Reserve R339 (0 ohm 0402) Add Net name +5VS\_TP  
 8/24 Update JTP1 Symbol from database (ACES\_85201-0405N\_4P) & Update pin definition

### Combo Jack



Add RA58 for net GPIO\_1 by vender review for pop issue  
 Toek 2010/12/08  
 change GPIO\_1 to GPIO\_0  
 Toek 2011/01/03

change RA59 from 750 to 220 ohm by vender review for bo bo noise  
 Toek 2011/03/16

change RA57 from 47K to 15K ohm by vender review for bo bo noise  
 Toek 2011/03/16

change RA12 BOM structure to @ by vender review for pop issue  
 Toek 2010/12/08


change RA52,DA10,CA26 BOM structure to @ by vender review for pop issue  
 Toek 2010/12/08

change RA9 from 20K to 0 ohm  
 Toek 2011/03/03

Add QA4,RA55,CA29,RA36 for Internal Mic can't record issue . Toek 2011/02/21

remove CA4 change QA1, QA2 from SB501380020 <BSS138> to SB00000E010 <2N7002>. Toek 2011/02/24

### 11/17 Move HP JACK and MIC JACK Circuit to IO Board.




Add net INT\_MIC0 on JIO1 pin 2  
 Toek 2010/11/26

Add IO connector Michael 2010/11/18

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	P1VE6 Schematics	1.0
				Date:	Thursday, March 17, 2011	Sheet 24 of 37

11/17 Move Left Side USB CONN. Circuit to IO board




SA00003XM00

8/25 Change C340 from poly-cap to E-cap (SF000001500)

delete D17 for DFB issue  
2011/02/25 Tock


Change C340 to SF000001500  
2010/12/14 Tock



SGA00002N80

change JUSB1 to SP060004B00  
2010/12/14 Tock


Right Side USB CONN.




9/28 Swap L28

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size B	Document Number	P1VE6 Schematics		Rev 1.0
Date:	Thursday, March 17, 2011	Sheet	25	of 37






9/2 Change EC\_SPICLK to EC\_SPICLK\_R



Delete U17,C382,C386,R355,D20,C383,C384,C385 for Fan control IC circuit  
2010/12/15 Tock

Add U17,C382,C386,R355,D20,C383,C384,C385 for Fan control IC circuit  
2011/01/19 Tock

3P2 x 3 (APU)



9/15 Update the Screw Hole  
9/20 Add H20 (H\_3P4X3P2N)  
10/07 Change H13 from GND to LANGND  
10/07 Change H13 from LANGND to GND


3P0N x 1




Update the Screw Hole  
2010/12/16 Tock

Update the Screw Hole  
2010/12/22 Tock

2P3 x 2




2P5 x 4




0P6X2P3 x 2



3P0X4P0N x 2



**FAN Conn.**








8/24 Update JFAN1 Symbol from database (ACES\_85205-03001\_3P) & Update pin definition  
8/24 Delete R290

8/25 Update JFAN1 Symbol from database (ACES\_85205-04001\_4P) & Update pin definition  
8/25 Add R290 10k pull-up tp +3VS

8/31 Reserve U17,C382-C386, R355-R357, D20 (Fan Drive Circuit)

change JFAN1 footprint from ACES\_85205-04001\_4P to ACES\_50273-0030N-001\_3P , 2011/01/28 Tock ,  
delete EC\_FAN\_PWM and R356,R357 , 2011/01/28 Tock ,

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title	
				Screw / EC ROM / FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				P1VE6 Schematics	
				Date:	Thursday, March 17, 2011
				Sheet	27 of 37
				Rev	1.0




Change Q25 package to SOT363-6 Remove Q26 Michael 2010/11/18  
Change Q27 package to SOT363-6 Remove Q28 Michael 2010/11/18


10/12 Change R294 to 100k  
10/12 Change R295, R296 to 200k  
10/12 Change R304 to 47k  
10/12 Change R294 to 82k  
10/12 Change R297 to 20k

- 8/19 Change Q16-Q22 Q24-Q28 to SB000009610(SSM3K7002FU\_SC70-3)
- 8/19 Change Q29 Q30 to Q23A Q23B (SB00000DH00 S TR DMN66D0LDW-7 2N SOT363-6)
- 8/21 Change U14-U16 to SB548000310 (SI4800BDY-T1-E3\_SO8)
- 8/23 Remove R305 R299 Add R350 R351 for Sequence
- 8/24 Change Q23A Q23B to Q30 Q31(@) (SB000009610 SSM3K7002FU\_SC70-3)
- 8/25 Change C363,C366,C369,C376 to SE080105K80 Standard Part
- 8/25 Change C361,C362,C364,C365,C367,C368,C374,C375 to SE000004880 Standard Part
- 8/26 Change U14, U15, U16 to SB00000GV00 Standard Part
- 9/3 Delete C377(DIS@)
- 9/23 Reserve R400-403, Q36 for VLDT\_EN
- 9/25 Remove R401 Q36 on VLDT\_EN
- 9/25 Add 10k(R404) PD on SUSP#



10/31 Change C361 C362 from mount to @



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title	
				DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	P1VE6 Schematics		Rev	1.0
Date:	Thursday, March 17, 2011	Sheet	28	of	37








PH1 under CPU bottom side :  
 CPU thermal protection at 92 degree C  
 Recovery at 72 degree C



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP
Size	Document Number			Rev
Date	Thursday, March 17, 2011	Sheet	29	of 37






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN/VIN DECTOR	
Date	Thursday, March 17, 2011	Sheet	30	of	37
Size	Document Number	Rev	1.0		

Iada=0~2.105A (40W/19V=2.105A)

ADP\_I = 19.9\*Iadapter\*Rsense

CP = 85%\*Iada ; CP = 1.789A




BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V

CC=0.25~3.52A
IREF=0.7224*Icharge
IREF=0.43V~3.24V

Vth, rise (typical) = ((191K/14.3K)+1)\*1.26 = 18.089V  
 Vth, fall (typical) = ((191K/14.3K)+1)\*1.26 - 3.4uA\*191K = 17.44V

Ki  
 Vchlim=Iref\*(PR39/(PR39+PR44))  
 =Iref\*(100K/(80.6K+100K))  
 =Iref\*0.617  
 Icharge=(165mV/PR38)\*(Vchlim/3.3V)  
 =(165mV/50m)\*(1/3.3V)\*Iref\*0.617  
 =0.617\*Iref  
 Iref=1.62\*Icharge =>Ki=1.62

Kv  
 Rinternal ic=514K Rec=3K R1=PR379=15.4K R2=PR381=31.6K  
 R=514K/31.6K/(15.4K+3K)=11.372K  
 r=514K/514K/31.6K=28.14K  
 Vcell=0.175\*Vadj+3.99v  
 4.2V=0.175\*Vadj+3.99V =>Vadj=1.2V  
 Vadj=Vref\*(R/(R+514K))+CALIBRATE\*(r/(r+514K))  
 1.1483=CALIBRATE\*0.6046 =>CALIBRATE=1.899  
 1.899=(4.2-(Vcell+A\*0.175))\*Kv=(4.2-(4.2+A\*0.175))\*Kv  
 A=Vref\*(R/(R+514K))=0.052  
 Kv=9.451




$+3VALW V_o = (2 \times 13.7K / 20K) + 2 = 3.37V$ 
 $+5VALW V_o = (2 \times 30K / 19.1K) + 2 = 5.141V$

**+3.3VALWP**  
 $I_{max} = 4.214A$  ;  $I_{peak} = 6.02A$  ;  $I_{ocp} = 1.2 \times I_{peak} = 7.224A$   
 $f = 375KHz$  ,  $L = 4.7UH$  ,  $R_{entrip2} = 130K \text{ ohm}$   
 $R_{dson} = 14.5 \sim 17.9m \text{ ohm}$  (IRFH3707)  
 $1/2 \Delta I = 1/2 \times (19 - 3.3) \times (3.3 / 19) / (375KHz \times 4.7UH) = 0.773A$   
 $V_{trip2} = (10 \times 10^{-6} \times 150Kohm / 9) - 24mV = 0.143V$   
 $I_{limit} = 0.143 / (17.9m \times 1.2) - 0.143 / (14.5m) = 6.642A \sim 9.839A$   
 $I_{ocp} = 7.415A \sim 10.613A$  (  $7.415A > 7.224A \rightarrow OK$  )


**+5VALWP**  
 $I_{max} = 4.9A$  ;  $I_{peak} = 7A$  ;  $I_{ocp} = 1.2 \times I_{peak} = 8.4A$   
 $f = 300KHz$  ,  $L = 4.7UH$  ,  $R_{entrip1} = 143K \text{ ohm}$   
 $R_{dson} = 14.5 \sim 17.9m \text{ ohm}$  (IRFH3707)  
 $1/2 \Delta I = 1/2 \times (19 - 5) \times (5 / 19) / (300KHz \times 4.7UH) = 1.306A$   
 $V_{trip1} = (10 \times 10^{-6} \times 162Kohm / 9) - 24mV = 0.156V$   
 $I_{limit} = 0.156 / (17.9m \times 1.2) - 0.156 / (15m) = 7.263 \sim 10.759A$   
 $I_{ocp} = 8.569 \sim 12.065A$  (  $8.569 > 8.4 \rightarrow OK$  )

**TONSEL=VREF** (1) SMPS1=300KHZ (+5VALWP)  
 (2) SMPS2=375KHZ (+3VALWP)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
				3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Thursday, March 17, 2011	Sheet	32 of 37
	1.0				



<Vo=1.8V> VFB=0.6V  
 $V_o = V_{FB} * (1 + PR69/PR71) = 0.6 * (1 + 20.5K/10K) = 1.83V$   
 $I_{peak} = 2A, I_{max} = 1.4A$




<Vo=1.5V> VFB=0.75V  
 $V_o = 0.75 * (1 + 5.36K/5.1K) = 1.538V$

Cout ESR=25m ohm  
 $R_{dson(max)} = 17.9 \text{ mohm}$   $R_{dson(typ)} = 14.5 \text{ mohm}$ . (IRFH3707)  
 $I_{peak} = 6.5A, I_{max} = 4.55A, I_{ocp} > 7.8A$

	G5603	RT8209B	TPS51117	RT8209M
OCP setting	6.821A	7.235A	8.000A	8.178A


	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/°C	1600ppm/°C	4500ppm/°C	4800ppm/°C
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV



<Vo=1.1V> VFB=0.75V  
 $V = 0.75 * (1 + 4.99K/10K) = 1.124V$

Cout ESR=25m ohm  
 Rdson(max)=17.9 mohm Rdson(typ)=14.5 mohm. (IRFH3707)  
 Ipeak=4.02A, Imax=2.814A, Iocp > 4.824A

	G5603	RT8209B	TPS51117	RT8209M
OCP setting	5.799A	6.183A	6.845A	6.976A




<Vo=1.05V> VFB=0.75V  
 $V = 0.75 * (1 + 3.57K/8.25K) = 1.074V$

Cout ESR=25m ohm  
 Rdson(max)=17.9m ohm Rdson(typ)=14.5 mohm. (IRFH3707)  
 Ipeak=5.5A, Imax=3.85A, Iocp > 6.6A


	G5603	RT8209B	TPS51117	RT8209M
OCP setting	6.524A	7.003A	7.768A	7.881A

	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/°C	1600ppm/°C	4500ppm/°C	4800ppm/°C
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.1VALWP/1.0VSP	
Size		Document Number		Rev	
Custom				1.0	
Date:	Thursday, March 17, 2011	Sheet	34	of	37



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title <b>0.75VSP</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				Date	Thursday, March 17, 2011	Sheet



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CORE	
Date	Thursday, March 17, 2011	Sheet	36	of	37
Size	Document Number	Rev	1.0		

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Modify DCIN/VIN DECTOR power sequence	1	30	Add PC248 for +3VALWP PC252 for +5VALWP PC253 for +VSBP PC254 for +1.1VALWP PC255 for +1.05VSP PC256 for +0.75VSP PC257 for +1.8VSP	20101228	EVT
2		Modify charger power sequence	1	31	delete PC234	20101228	EVT
3		Modify 3VALWP/5VALWP power sequence	1	32	delete PC34	20101228	EVT
4		Modify charger power sequence	1	31	Chang PD5 from SCS00000200 (RB751V-40_SOD323-2 to SCS00005I00 (SD103AWS SOD323-2)	20110104	EVT
5		Modify charger power sequence	1	31	Chang PD3 from SCS00001180 ( B340A SMA ) to SCS00000W00 (SX34_SMA2) Chang PQ4&PQ5 from SB00000KI00 (SI7121DN-T1-GE3 1P POWERPAK1212-8) to SB00000KZ00 (AON7403L_DFN8-5)	20110106	EVT
6		Modify 3VALWP/5VALWP power sequence	1	32	Chang PL6 & PL7 from SH00000F900 (4.7UH_FDVE0630-H-4R7M= P3_5.5A_20%) to SH00000MB00 (4.7UH_FDS0630-H-4R7M-P3_5.5A_20%	20110110	EVT
7		Modify 1.8VSP/1.5VP power sequence	1	33	Chang PL10 from SH00000F800 (2.2UH_FDVE0630-H-2R2M= P3_8.3A_20%) to SH00000M700 (2.2UH_FDS0630-H-2R2M-P3_8.3A_20%)	20110110	EVT
8		Modify 1.1VALWP/1.05VSP power sequence	1	34	Chang PL12 & PL14 from SH00000F800 (2.2UH_FDVE0630-H-2R2M= P3_8.3A_20%) to SH00000M700 (2.2UH_FDS0630-H-2R2M-P3_8.3A_20%)	20110110	EVT
9		Modify CPU_CORE power sequence	1	36	Chang PL16 & PL17 from SH00000F800 (2.2UH_FDVE0630-H-2R2M= P3_8.3A_20%) to SH00000M700 (2.2UH_FDS0630-H-2R2M-P3_8.3A_20%)	20110110	EVT
10		Modify CPU_CORE power sequence	1	36	Chang PR17 from SD034297280 (2.7k_0402_1%) to SD034178280 (17.8k_0402_1%) Chang PR123 from SD000002680 (6.98k_0402_1%) to SD034750180 (7.5k_0402_1%) Chang PR127 from SD034187180 (1.87k_0402_1%) to SD00000J880 (1.69k_0402_1%)	20110110	EVT
11		Modify 1.8VSP/1.5VP power sequence	2	33	add PC258 to +1.5V output capacitor (co-lay higt from 4.5 to 2.5) for thermal issue	20110208	DVT
12		Modify 1.1VALWP/1.05VSP power sequence	2	34	add PC259 to +1.1VALWP output capacitor (co-lay higt from 4.5 to 2.5) for thermal issue	20110208	DVT
13		Modify 1.8VSP/1.5VP power sequence	3	33	delete co-lay PC258 for +1.5V output capacitor	20110225	PVT
14		Modify 1.1VALWP/1.05VSP power sequence	3	34	delete co-lay PC259 for +1.1VALW output capacitor	20110225	PVT
15		Modify charger power sequence	3	31	delete co-lay PJ32 modify P04 P05 footprint from AON7403L_DFN8-5 to SIS412DN-T1-GE3_POWERPAK8-5	20110226	PVT
16		Modify charger power sequence	3	31	change charger IC from G5209 to ISL6251 change output choke from 8.2u to 10u	20110226	PVT
17		Modify DCIN/VIN DECTOR power sequence	3	30	Add PC258 for +1.5V jump by RF test	2010302	PVT
18							
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Document Number	Rev	1.0		
Custom			Date:	Thursday, March 17, 2011	Sheet 37 of 37