Page	Title of schematic page	Rev.	Date
01	Page List	1B	11/12
02	Block Diagram	1B	
03	CPU HT/ CONTROL(1/3)	1B	11/12
04	CPU MEMORY(2/3)	1B	
05	CPU POWER/GND(3/3)	1B	11/30
06	RS880M HT/SPMEM(1/4)	1B	11/12
07	RS880M GFX/PCIE(2/4)	1B	
08	RS880M SYSTEM(3/4)	1B	12/15
09	RS880M POWER(4/4)	1B	
10	SB820M PCI/CLK/LPC(1/4)	1B	12/15
11	SB820M AUDIO/USB(2/4)	1B	12/07
12	SB820M SATA(3/4)	1B	12/07
13	SB820M POWER(4/4)	1B	
14	DDR3 SODIMMX2	1B	12/07
15	CRT/LVDS	1B	11/12
16	HDMI	1B	12/15
17	WLAN/HDD/ODD	1B	11/30
18	CARD READER(RTS5186)	1B	12/15
19	Express Card/LED/BT	1B	12/15
20	Codec(ALC269Q-VB5-GR)	1B	12/07
21	LAN RTL8111E	1B	12/15
22	NPCE781	1B	12/15

Page	Title of schematic page	Rev.	Date
23	KB/USB/FAN/PS	1B	12/03
24	VCORE(ISL6265A)	1B	
25	3VPCU&5VPCU(PM6686)	1B	
26	1.5VSUS/VTT_MEM	1B	
27	DYN_VCC1.1(OZ8116LN)	1B	
28	VCC1.1(OZ8116LN)-7A	1B	
29	VCC1.8/0.9/2.5/1.0	1B	
30	POWER(BAT IN / ADA IN/ UL)	1B	
31	CHARGER (ISL6252A)	1B	
32	SMALL BOARD	1B	11/30
33	POWER SEQUENCE	1B	
34	CHANGE LIST	1B	

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: PAGE LIST

Size: B | Document Number: AMD | Rev: 3A

Date: Saturday, March 20, 2010 | Sheet 1 of 34

Danube Block Diagram



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	Block Diagram	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 2 of 34	

VCC1.1 — 1.5A(1.8W)

C113 4.7U/6.3V_6 | C111 4.7U/6.3V_6 | C114 4.7U/6.3V_6 | C109 0.22u_4 | C25 0.22u_4 | C26 180p_4 | C27 180p_4

U21A — HT LINK — SOCKET_638_PIN

VLDT_A0 VLDT_A1 VLDT_A2 VLDT_A3 VLDT_B0 VLDT_B1 VLDT_B2 VLDT_B3

HT_CADIN_H0 HT_CADIN_L0 HT_CADIN_H1 HT_CADIN_L1 HT_CADIN_H2 HT_CADIN_L2 HT_CADIN_H3 HT_CADIN_L3 HT_CADIN_H4 HT_CADIN_L4 HT_CADIN_H5 HT_CADIN_L5 HT_CADIN_H6 HT_CADIN_L6 HT_CADIN_H7 HT_CADIN_L7 HT_CADIN_H8 HT_CADIN_L8 HT_CADIN_H9 HT_CADIN_L9 HT_CADIN_H10 HT_CADIN_L10 HT_CADIN_H11 HT_CADIN_L11 HT_CADIN_H12 HT_CADIN_L12 HT_CADIN_H13 HT_CADIN_L13 HT_CADIN_H14 HT_CADIN_L14 HT_CADIN_H15 HT_CADIN_L15

HT_CADOUT_H0 HT_CADOUT_L0 HT_CADOUT_H1 HT_CADOUT_L1 HT_CADOUT_H2 HT_CADOUT_L2 HT_CADOUT_H3 HT_CADOUT_L3 HT_CADOUT_H4 HT_CADOUT_L4 HT_CADOUT_H5 HT_CADOUT_L5 HT_CADOUT_H6 HT_CADOUT_L6 HT_CADOUT_H7 HT_CADOUT_L7 HT_CADOUT_H8 HT_CADOUT_L8 HT_CADOUT_H9 HT_CADOUT_L9 HT_CADOUT_H10 HT_CADOUT_L10 HT_CADOUT_H11 HT_CADOUT_L11 HT_CADOUT_H12 HT_CADOUT_L12 HT_CADOUT_H13 HT_CADOUT_L13 HT_CADOUT_H14 HT_CADOUT_L14 HT_CADOUT_H15 HT_CADOUT_L15

HT_CLKIN_H0 HT_CLKIN_L0 HT_CLKIN_H1 HT_CLKIN_L1 — HT_CLKOUT_H0 HT_CLKOUT_L0 HT_CLKOUT_H1 HT_CLKOUT_L1

HT_CTLIN_H0 HT_CTLIN_L0 HT_CTLIN_H1 HT_CTLIN_L1 — HT_CTLOUT_H0 HT_CTLOUT_L0 HT_CTLOUT_H1 HT_CTLOUT_L1

HT_CADIN_H[0..15] 6 | HT_CADIN_L[0..15] 6 | HT_CLKIN_H[0..1] 6 | HT_CLKIN_L[0..1] 6 | HT_CTLIN_H[0..1] 6 | HT_CTLIN_L[0..1] 6

HT_CADOUT_H[0..15] 6 | HT_CADOUT_L[0..15] 6 | HT_CLKOUT_H[0..1] 6 | HT_CLKOUT_L[0..1] 6 | HT_CTLOUT_H[0..1] 6 | HT_CTLOUT_L[0..1] 6

3A:R69 change to short pad

2/10 add R69 short pad for Guam for debug

VCC2.5 — C179 4.7U/6.3V_6 | C154 1U_4 | C153 0.1u_4

T10 HCLK_CPU_C R54 169/F_4 HCLK_CPU# C T11

10 CLK_CPU_HTP | 10 CLK_CPU_HTN | C134 3900p_4 HCLK_CPU_C | C133 3900p_4 HCLK_CPU#_C

10 CPU_LDT_RST# | R69 *short_4 | R_CPU_LDT_RST#

10,24 CPU_LDT_PWRGD | 8,10 CPU_LDT_STOP# | CPU_LDT_REQ# CPU

11 CPU_SIC | 11 CPU_SID | CPU_ALERT

VCC1.1 R34 44.2/F_4 HT_REF0 | R35 44.2/F_4 HT_REF1

1.5VSUS R234 1K/F_4 CPU_SIC | R233 1K/F_4 CPU_SID | R231 1K/F_4 CPU_ALERT

24 CPU_VDD0_FB_H | 24 CPU_VDD0_FB_L

24 CPU_VDD1_FB_H | 24 CPU_VDD1_FB_L

TDI、TDO、TCK、TMS、TRST_L：for ICT

T21 CPU_DBRDY | T13 CPU_TMS | T9 CPU_TCK | T16 CPU_TRST# | T4 CPU_TDI | T3 CPUTEST23

1B: install R41

R62 1K/F_4 CPUTEST18 | R72 1K/F_4 CPUTEST19

1.5VSUS R41 510/F_4 CPUTEST25H | R46 510/F_4 CPUTEST25L

T1 | R9 1K/F_4 CPUTEST21 | R10 1K/F_4 CPUTEST20 | R13 1K/F_4 CPUTEST24 | R14 1K/F_4 CPUTEST22 | R12 1K/F_4 CPUTEST12 | R15 1K/F_4 CPUTEST27

1.5VSUS

3A:delete R238

U21D — SOCKET_638_PIN

VDDA1 VDDA2 CLKIN_H CLKIN_L RESET_L PWROK LDTSTOP_L LDTREQ_L SIC SID ALERT_L HT_REF0 HT_REF1 VDD0_FB_H VDD0_FB_L VDD1_FB_H VDD1_FB_L DBRDY TMS TCK TRST_L TDI TEST23 TEST18 TEST19 TEST25_H TEST25_L TEST21 TEST20 TEST24 TEST22 TEST12 TEST27 TEST9 TEST6 RSVD1 RSVD2 RSVD3 RSVD4 RSVD5

VSS RSVD11 SVC SVD THERMTRIP_L PROCHOT_L MEMHOT_L THERMDC THERMDA VDDIO_FB_H VDDIO_FB_L VDDNB_FB_H VDDNB_FB_L DBREQ_L TDO TEST28_H TEST28_L TEST17 TEST16 TEST15 TEST14 TEST7 TEST10 TEST8 TEST29_H TEST29_L RSVD10 RSVD9 RSVD8 RSVD7 RSVD6

3A:addC291 & C137 change from 0.1u to 180pf for power noise

C291 180p_4 | C137 180p_4

T33 CPU_LDT_RST# R58 301/F_4 VCC1.5

T14 CPU_LDT_REQ# CPU R55 *301/F_4 VCC1.5

CPU_LDT_PWRGD R64 301/F_4

CPU_LDT_STOP# R52 301/F_4 VCC1.5

1.5VSUS R19 10K_4 | R18 1K/F_4 | Q3 MMBT3904 | C182 *0.1u_4 3A:reserve C182 0.1

CPU_THERMTRIP# L 1 | 3 CPU_THERMTRIP# 11

3A:reserve C184 0.1uF

AF6 CPU_THERMTRIP# L | AC7 CPU_PROCHOT# | AA8 CPU_MEMHOT# L

C184 *0.1u_4

W7 THERMDC | W8 THERMDA

22 CPU_PROCHOT

1.5VSUS R32 1K/F_4 | R33 *0_4 | CPU_PROCHOT# 10

3A:change Prochot to meet NEO.

Q28 2N7002E

W9 | Y9

H6 CPU_VDDNB_FB_H 24 | G6 CPU_VDDNB_FB_L 24

E10 CPU_DBREQ# R40 301/F_4 1.5VSUS

AF9 CPU_TDO T5

1.5VSUS R31 *10K_4 | R27 *1K/F_4 | Q4 *MMBT3904

CPU_MEMHOT# L | MEMHOT# 10,14

S1g4 does not support MEMHOT#

J7 T6 | H8 T7

D7 T12 | E7 T8 | E7 R44 *301/F_4 | C7 R67 *301/F_4

C3 | K8

C4 CPUTEST29H | C9 | C8 CPUTEST29L | R73 80.6/F_4

VFIX MODE — VID Override Circuit

SVC	SVD	Voltage Output
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

3A:delete R51,R50

VCC1.5 R48 1K/F_4 | R53 1K/F_4

CPU_SVC_R | CPU_SVD_R — CPU_SVC 24 | CPU_SVD 24

R61 *301/F_4 | R45 *301/F_4

3A:delete con20 & C31 & C267

VCC3 — U8 — G780P81U

C138 0.1u_4

11 TS_ALERT# | 25 SHDN#

VCC SMBCLK | ALERT SMDATA | T_CRIT_A D+ | GND D-

SMB_CLK SMB_CLK | SMB_DAT SMB_DAT | THERMDA | C143 220p_4 THERMDC

Q5 — 2N7002DW

SMB_CLK — VCC3 R66 10K_4 — BATT_SCK 22,30

SMB_DAT — VCC3 R74 10K_4 — BATT_SDA 22,30

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: CPU HT/CONTROL(1/3)

Size: Custom | Document Number: AMD | Rev: 3A

Date: Saturday, March 20, 2010 | Sheet 3 of 34

Processor Memory Interface

04

CPU_VDDR : 35W->0.9V
45W->1.05V



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	CPU MEMORY(2/3)	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 4 of 34	

Socket Type	QCI P/N
Normal	DG0^8000018
90 degree	DG0^8000023











1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	CPU POWER/GND(3/3)	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 5 of 34	



This block is for UMA RS880M only , RX881 can remove all component



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	RS880M HT/SPMEM(1/4)	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 6 of 34	



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: RS880M GFX/PCIE(2/4)		
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 7 of 34	



QUANTA COMPUTER

Title	RS880M SYSTEM(3/4)	
Size B	Document Number AMD	Rev 3A
Date: Saturday, March 20, 2010	Sheet 8 of 34	



3A:Change L7,L5,L6,L8,R80,R95 to short pad



3A:mount C217 for DYN_VCC1.1 power ripple too large

3A: delete c191,c201,c195,c184,c196,R93,R89

	VDD_MEM
Side-Port	VCC1.5
No Side-Port	GND

1B: 12/17 change to no side port setting

	VDD18_MEM
Side-Port	VCC1.8
No Side-Port	GND

1B: 12/17 change to no side port setting

3A: delete R251,R249,C377

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: RS880M POWER(4/4)

Size: Custom | Document Number: AMD | Rev: 3A

Date: Saturday, March 20, 2010 | Sheet 9 of 34

Strap Table

PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4
ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE
FORCE PCIE Gen1	Watchdog Timer Disable	IGNORE DEBUG STRAPS	Fusion CLOCK MODE

1221,AMD suggest R309 unmpumt

PCI Strap

PCICLK1 R309 *10K_4
PCICLK2 R178 10K_4
PCICLK3 R177 10K_4
PCICLK4 R310 10K_4 VCC3
R354 *10K_4

1B: delete no need PU R128/R161/R272/R155, add R354 for optional

U28A

SB820 Part 1 of 5

17,21 PCIE_RST# R307 33/F_4 P1 PCIE_RST#
8 NB_PLTRST# R304 33/F_4 A_RST#_SB L1 A_RST#

7 A_TX0P C434 0.1u_4 A_TX0P_C AD26 A_TX0P
7 A_TX0N C435 0.1u_4 A_TX0N_C AD27 A_TX0N
7 A_TX1P C440 0.1u_4 A_TX1P_C AC28 A_TX1P
7 A_TX1N C441 0.1u_4 A_TX1N_C AC29 A_TX1N
7 A_TX2P C433 0.1u_4 A_TX2P_C AB29 A_TX2P
7 A_TX2N C432 0.1u_4 A_TX2N_C AB28 A_TX2N
7 A_TX3P C438 0.1u_4 A_TX3P_C AB26 A_TX3P
7 A_TX3N C439 0.1u_4 A_TX3N_C AB27 A_TX3N

7 A_RX0P AE24 A_RX0P
7 A_RX0N AE23 A_RX0N
7 A_RX1P AD25 A_RX1P
7 A_RX1N AD24 A_RX1N
7 A_RX2P AC24 A_RX2P
7 A_RX2N AC25 A_RX2N
7 A_RX3P AB25 A_RX3P
7 A_RX3N AB24 A_RX3N

VCC1.1 R275 590/F_4 PCIE_CALRP_SB AD29 PCIE_CALRP
R115 2K/F_4 PCIE_CALRN_SB AD28 PCIE_CALRN
0.04A

SB8xx only supports 2 GPP port 2 &3 is not supported.

PCI EXPRESS INTERFACES

AA28 GPP_TX0P
AA29 GPP_TX0N
Y29 GPP_TX1P
Y28 GPP_TX1N
Y26 GPP_TX2P
Y27 GPP_TX2N
W28 GPP_TX3P
W29 GPP_TX3N

AA22 GPP_RX0P
Y21 GPP_RX0N
AA25 GPP_RX1P
AA24 GPP_RX1N
W23 GPP_RX2P
V24 GPP_RX2N
W24 GPP_RX3P
W25 GPP_RX3N

PCI CLKS

W2 PCICLK0 T97
W1 PCICLK1/GPO36
W3 PCICLK2/GPO37 PCICLK2
W4 PCICLK3/GPO38 PCICLK3
Y1 PCICLK4/14M_OSC/GPO39 PCICLK4
V2 PCIRST# PCIRST#_R T96

PCI INTERFACE

AD0/GPIO0 AA1
AD1/GPIO1 AA4
AD2/GPIO2 AA3
AD3/GPIO3 AB1
AD4/GPIO4 AA5
AD5/GPIO5 AB2
AD6/GPIO6 AB6
AD7/GPIO7 AB5
AD8/GPIO8 AA6
AD9/GPIO9 AC2
AD10/GPIO10 AC3
AD11/GPIO11 AC4
AD12/GPIO12 AC1
AD13/GPIO13 AD1
AD14/GPIO14 AD2
AD15/GPIO15 AC6
AD16/GPIO16 AE2
AD17/GPIO17 AE1
AD18/GPIO18 AF8
AD19/GPIO19 AE3
AD20/GPIO20 AF1
AD21/GPIO21 AG1
AD22/GPIO22 AF2
AD23/GPIO23 AE9
AD24/GPIO24 AD9
AD25/GPIO25 AC11
AD26/GPIO26 AF6
AD27/GPIO27 AF4
AD28/GPIO28 AE7
AD29/GPIO29 AH2
AD30/GPIO30 AG2
AD31/GPIO31 AH3
CBE0# AA8
CBE1# AD5
CBE2# AD8
CBE3# AA10
FRAME# AE8
DEVSEL# AB9
IRDY# AJ3
TRDY# AE7
PAR AC5
STOP# AF5
PERR# AE6
SERR# AE4
REQ0# AE11
REQ1#/GPIO40 AH5 T90
REQ2#/CLK_REQ8#/GPIO41 AH4
REQ3#/CLK_REQ5#/GPIO42 AC12 T43
GNT0# AD12
GNT1#/GPO44 AJ5
GNT2#/GPO45 AH6 T86
GNT3#/CLK_REQ7#/GPIO46 AB12 T44
CLKRUN# AB11 T50
LOCK# AD7

INTE#/GPIO32 AJ6
INTF#/GPIO33 AG6
INTG#/GPIO34 AG4
INTH#/GPIO35 AJ4

3A: delete R300
Low=0.9V, High=1.05V
VDDR_09_EN# 29
SB_MEMHOT#
1B: change to no internal PU GPIO

VCC3 R23 *2.2K_4
R24 *2.2K_4
Q7 *MMBT3904
MEMHOT# 3,14

RTC

VCCRTC
3VPCU D10 1SS355
D22 RB501V-40
1B: change D10/D22 to BCRB501VZ16 and add D22 for safety
R170 1K/F_4
BT1 CR2032_SKT
1B: change to AHL03003003

1B: modify INT clock for display
3A: delete RP5,RP29,RP32,RP15,RP35,RP30

8 CLK_SBLINKP2 M23 PCIE_RCLKP/NB_LNK_CLKP
8 CLK_SBLINKN2 P23 PCIE_RCLKN/NB_LNK_CLKN
8 CLK_NB_REF_DISP U29 NB_DISP_CLKP
8 CLK_NB_REF_DISN U28 NB_DISP_CLKN
8 CLK_NB_HTP T26 NB_HT_CLKP
8 CLK_NB_HTN T27 NB_HT_CLKN
3 CLK_CPU_HTP V21 CPU_HT_CLKP
3 CLK_CPU_HTN T21 CPU_HT_CLKN
V23 SLT_GFX_CLKP
T23 SLT_GFX_CLKN

CLK_PCIE_EXP ;CLK_PCIE_EXN remove 12/29

L29 GPP_CLK0P
L28 GPP_CLK0N
N29 GPP_CLK1P
N28 GPP_CLK1N
M29 GPP_CLK2P
M28 GPP_CLK2N
21 CLK_PCIE_LANP T25 GPP_CLK3P
21 CLK_PCIE_LANN V25 GPP_CLK3N
17 CLK_PCIE_MINIP L24 GPP_CLK4P
17 CLK_PCIE_MININ L23 GPP_CLK4N
P25 GPP_CLK5P
M25 GPP_CLK5N
P29 GPP_CLK6P
P28 GPP_CLK6N
N26 GPP_CLK7P
N27 GPP_CLK7N
T29 GPP_CLK8P
T28 GPP_CLK8N

GPP4、5 used for NB PCIE

1B:change to test point

T29 L25 14M_25M_48M_OSC
C430 27p_4 25M_X1 L26 25M_X1
Y12 25MHz/12pF/30ppm
C431 27p_4 25M_X2 L27 25M_X2
R341 1M_4

1B: INT CLK Gen. need 25M and add 1M RES

3A:1/22 change Y12 P/N: BG625000486
and C430=C431 27PF for timing accuracy

CLOCK GENERATOR

SB820M A12

LPCLK0	LPCLK1
H=Enable embedded EC	H=Enable Internal CLK Gen.
L=Disable embedded EC	L=Disable Internal CLK Gen.

LPC

LPCCLK0 H24 LPCCLK0 R282 22_4 PCLK_EC 22
LPCCLK1 H25 PCLK_EC_R R279 22_4 PCLK_MP 17
LAD0 J27 LPC_AD0 17,22
LAD1 J26 LPC_AD1 17,22
LAD2 H29 LPC_AD2 17,22
LAD3 H28 LPC_AD3 17,22
LFRAME# G28 LPC_FRAME# 17,22
LDRQ0# J25 T28
LDRQ1#/CLK_REQ6#/GPIO49 AA18 T38
SERIRQ/GPIO48 AB19 SERIRQ 22

LPCCLK0 R283 10K_4
RVCC3 R280 10K_4 PCLK_EC_R R281 *10K_4

1B: change to INT CLK Gen.

CPU

3A:change Prochot to meet NEO.

ALLOW_LDTSTP/DMA_ACTIVE# G21 ALLOW_LDTSTOP 8
PROCHOT# H21 CPU_PROCHOT# 3
LDT_PG K19 CPU_LDT_PWRGD 3,24
LDT_STP# G22 CPU_LDT_STOP# 3,8
LDT_RST# J24 CPU_LDT_RST# 3
C312 0.1u_4
3A:add C312 for CPU_PROCHOT#

RTC

32K_X1 C1 RTC_X1
32K_X2 C2 RTC_X2
RTCCLK D2 CLK_RTC 22
INTRUDER_ALERT# B2 T91
VDDBT_RTC_G B1 VDDBT_RTC_G R198 510/F_4 VCCRTC
G2 *SHORT_PAD1
C333 1U_4
C311 0.1u_4
VCC_RTC 2.5V-3.6V

INTRUDER_ALERT# Southbridge has 50-k ohm internal pull-up to VBAT
1B: add for NPC781

3A:1/22 change Y7 P/N(BG332768909)
and C478=18PF for timing accuracy

RTC_X1 C480 18P_4
R302 20M_4
Y7 32.768K/10PPM
RTC_X2 C478 18P_4

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: SB8X0 PCI/CLK/LPC(1/4)
Size: Custom | Document Number: AMD | Rev: 3A
Date: Saturday, March 20, 2010 | Sheet 10 of 34



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	SB8X0 AUDIO/USB(3/4)
Size: Custom	Document Number: AMD
Rev	3A
Date: Saturday, March 20, 2010	Sheet 11 of 34



GPIOD[150:128] are open drain GPIO pins where as GPO160 is an open drain GPO pin. These pins are not programmed to GPIO mode by default.

ID2	ID1	ID0	
0	0	0	Danube UMA
0	0	1	Danube UMA+Side port
0	1	0	Danube+Park XT
0	1	1	Danube+Madison LP
1	0	0	Danube+M92 XTX
1	0	1	
1	1	0	
1	1	1	

	NON	SAMSUNG	HYNIX	
SP ID0	0	1	0	1
SP ID1	0	0	1	1

3A:delete R176

MB ID



Side Port ID

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	SB8X0 SATA(2/4)	
Size B	Document Number AMD	Rev 3A
Date: Saturday, March 20, 2010	Sheet 12 of 34	

3A:Change R187,L10,L9,L15,L13,L28,L18,R169,L12,L11,L19,L14,L17,R127,R284,L26,R145 to short pad



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	SB8X0 POWER(4/4)		
Size: Custom	Document Number: AMD		Rev: 3A
Date: Saturday, March 20, 2010	Sheet 13 of 34		

(H=8mm)

CN1

PC3-XXXX DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM1

LTK DDRRK-20401-TP8D

(H=4mm)

CN2

PC3-XXXX DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM0

LTK DDRRK-20401-TP4B

2/10.3A C10 chagne from 10UF to 4.7UF CH5471M9907

Optional power source

1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	DDR3 SODIMMX2	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 14 of 34	

CRT





LVDS









1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	CRT/LVDS	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 15 of 34	

3A: change power source for CRT port

3A: change power source for HDMI port



For EMI

3A:delete RP38



3A：VCC5 -> VCC3



3A:Prevent incorrect voltage level



3A: Change CON13 footprint:
from hdmi-c12806-11908-l-19p-v to Hdmi-c12825-11908-l-19p-v

For ESD



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: HDMI		
Size: B	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 16 of 34	

WLAN



Win7 don't support WOL function

WLAN_BT_S/W





SATA ODD



SATA HDD



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	WLAN/HDD/ODD	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 17 of 34	

3A change ML1 to short pad

3A:Change MR19,MR3,MR2,MR9,MR10,MR11,MR12,MR13,MR14,MR15,MR16,MR17,MR18,MR8 to short pad



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	CARD READER(RTS5186)	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 18 of 34	

Bluetooth



Battery LED



RF LED



Two Color :
everylight : 19-22UYOSYGC(BEAG0028ZA0_
liteon : LTST-C195KGKFKT(BEAG0032ZA0)
Amber:
everylight : 19-21UYOC/S530-A6/TR8 (BEAB0015Z06)
liteon : LTST-C190KFKT (BEAB0006Z07)
Green :
everylight : 19-21SYGC/S530-E2/TR8(BEYG0053ZA2)
liteon : LTST-C190KGKT(BEGR0080Z07)
Yellow:
everylight : 19-21UYC/S530-A2/TR8(BEYL0016Z08)
liteon : LTST-C190KSKT(BEYL0024Z01)

CR LED



HDD LED



3A : Reverse C786, C787, C788 FP for ESD

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: Express Card/LED/BT		
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 19 of 34	

3A:R214 change from 0ohm to short pad

3A:delete R329,R328

3A:C342 unmount

3A:change from AGND to GND

3A:Change from +5VA to 3VPCU

3A:R363 unmount

3A:remove R220

3A:delete R322

3A:2/10 ChangeR317,R323 from 22ohm to 0ohm for FSOV Fail issue

3A:add reserve Q29 and R226, mount R367 for pop noise

3A:Change R330、R321、R346、R347 from 1.5K ohm to 10K ohm for pop noise

3A:delete R317,R323

3A:Change L1~L4 to bead CX121T20100

3A:add C343,C345,C346,C347 10uF for pop noise

2/10.3A change CON10

For EMI : 12/23 add 3 pcs 0ohm

3A:R206,R205,R215,R210,R209,R222,R211,R217,R223 change to short pad

ALC269Q-VB-GR 12/28 chagne codec P/N:AL000269007

ALC269Q-VB

Analog

Digital

For EMI

SPEAKER CON.

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: Codec ALC269Q

Size: Custom | Document Number: AMD | Rev: 3A

Date: Saturday, March 20, 2010 | Sheet 20 of 34



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	LAN RTL8111E	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 21 of 34	

I/O Address		
BADDR1-0	Index	Data
* 1 0	2E	2F
1 1	4E	4F
0 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL)+1
0 1	XOR-TREE TEST	

SHMB: SHBM(If = 0 Enable share host BIOS memory)

DOCK_RST# : BADDR0
T?: BADDR1

Reserved for more EC wake up function

Power step3
Power step1

3A:Pin 81 PL 10kohm

3A:change Prochot to meet NEO.

2/10.3A add INT_LVDS_ENA_BL for EC control backlight

3A delete R68

Power step4

Power step5

Power step2

KBSIN[0...7] SET internal PU

Not connect

EC must implement Wake function for ACIN & HOLD#

3A:delete R155

High-active

35001 Not-I2C

WPCE775L

W25Q16B/MX25L1605D/EN25F16

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	WPC8775L & FLASH
Size: Custom	Document Number: AMD
Rev	3A
Date: Saturday, March 20, 2010	Sheet 22 of 34

KEYBOARD



FAN



USB Port







USB Port on MB



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	KB/USB/FAN/PS	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 23 of 34	

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	VCORE(ISL6265A)	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 24 of 8	

3.3V & 5V



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	3VPCU&5VPCU(PM6686)	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 25 of 8	

1.5VSUS & VTT_MEM



VCC1.5



MODE	DISCHARGE MODE
+5V	No discharge
+1.8V	Tracking discharge
GND	Non-tracking discharge

VDDQSET	VDDQ(V)	VTTREF & VTT	NOTE
GND	1.5 fixed	VDDQSNS/2	DDR3
5V	1.8 fixed	VDDQSNS/2	DDR2
FB-Resistor	Adjustable	VDDQSNS/2	1.5V<VDDQ<3V

VTT = VTTREF = VDDQSNS/2 = 0.75V

STATE	S3	S5	1.5VSUS	VTTREF	VTT
S0	1	1	on	on	on
S3	0	1	on	on	off
S4/S5	0	0	off	off	off

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: 1.5VSUS/VTT_MEM		
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 26 of 8	

DYN_VCC1.1 /7.6A



DYN_PWR_EN	High	Low
DYN_VCC1.1	0.95V	1.1V

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	DYN_VCC1.1(OZ8116LN)	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 27 of 8	





1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	VCC1.1(OZ8116LN)-7A	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 28 of 8	

VCC1.8



Vout1 = (1+Rg/Rh)*0.5

VCC0.9



Vout1 = (1+Rg/Rh)*0.8

VDDR_09_EN#	High	Low
VCC0.9	1.05V	0.9V

VCC2.5



Vout1 = (1+Rg/Rh)*0.8

Thermal Protection for VEDS



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: VCC1.8/0.9/2.5

Size	Document Number	Rev
Custom	AMD	3A

Date: Saturday, March 20, 2010 Sheet 29 of 8



Title	BAT IN/ADA IN/UL
Size	Custom
Document Number	AMD
Rev	3A
Date:	Saturday, March 20, 2010
Sheet	30 of 8



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title	CHARGER(ISL6252A)	
Size: Custom	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 31 of 8	



3A: change R236,R237 from 150 ohm to 75ohm for two color LED

MB to LED board





MB to TP connector





MB to USB board



3A change from 88511-3001 to 88707-3001



3A:change H13,H15,H17,and add H23,H24 NUT



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: Small board

Size	Document Number	Rev
C	AMD	3A

Date: Saturday, March 20, 2010 Sheet 32 of 34

Decoulping Cap



Power ripple



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: Decoulping Cap		
Size: B	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 33 of 34	

Power on Sequence required:

SB800:
1, +3.3VDUAL ramp before +1.1VDUAL
2, +3.3V ramp before +1.8v
3, +1.8V ramp before +1.1v
4, +3.3v ramp before +1.1v
5, +3.3VALW_R ramping down time > 300us
6, 50uS <= All power rails except +3.3VALW_R <= 40mS
7, 100uS <= +3.3VALW_R <= 40mS

RS880:
1, 0 <(+3.3V) - (+1.8v) < 2.1
2, +1.8V ramp before +1.1v
3. +1.1V ramp before VCC_NB



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: Change History		
Size: C	Document Number: AMD	Rev: 3A
Date: Saturday, March 20, 2010	Sheet 34 of 34	

12/21

Page 10--R309 unmount

Page 8--R252 mount(CS00002JB38)RESISTOR CHIP 0 1/16W +-5%(0402)

Page 8--R101 & R106 unmount

Page 12--mount R184,R179,R289(CS31002FB26) RC0402,RC0402-C,0402-CNXT

Page 11--change R174,R175,R278,R146 to 10Kohm(CS31002JB28; RES CHIP 10K 1/16W +-5% (0402))

Page 21--LU1 change AL008111001 to AL008111002

Page 20--C29,C30 Mount 33PF CH03306JB04

Page 10--R20,R21 change CS00003J951 to bead CX8PG471000

12/22

Page 16--RP38 pin2 & pin 4 change net name :HDMI_TCXP & HDMI_TXCN

Page 16--C422 & C421 change net name :HDMI_TCXP & HDMI_TXCN

Page 32--H12 need change footprint

Page 32--H22 need change footprint

Page 32--remove H19

Page 32--Add H23 & H24

Page 10-- modify net name as NB_DISP_CLKN

12/23

Page 32--PU VCC5 TBDATA & TBCLK

Page 20--add 3 pcs 0ohm for EMI

Page 32--Add H23 footprint H-E315X315D102P2 & H24 footprint H-E315X315D102P2

Page 32--change footprint
H1 : H-E315X315D102P2-4
H2 : H-E315X630D102P2
H5 : H-E494X248D102P2
H6 : H-E217X358D102P2
H7 : H-E343X276D102P2
H12 : H-C236D102P2
H18 : H-E315X315D102P2-5
H22 : H-E315X198D102P2

12/24

Page 21 -- change 25MHz XTAL P/N:BG625000737
LC20 & LC21 change to CH03306JB04

12/25

Page 15 --camera power source 從USB power 改成RVCC5

12/28

Page 22 --U11(35001) ID pin 漏電問題,
請參考GD3加上diode, R108,R110,100 ohm
PU改成2.2K;R272 10k ohm PU改成4.7k ohm

Page 22 --slp_s5#從EC pin 26改成106, 相當於Intel的slp_s4#, pin 26到106中間留一顆0 ohm接起來先不上

Page 11,15,22 --SB_PWRGD接到EC pin 16, 並改名爲HW_PWRGD, 以方便辨識

Page 20 --change codec U34 P/N:AL000269007

12/29

Page 19 --remove Express card

1/13

Page18: MC8 unmount for MS card recognize issue

Page4 : Reverse CPU_VTT_SENSE PU VCC0.9

Page26: PR109 reserve for leakage issue

1/19

Page 32: H19 add Spad-NE7-1-NP

Page 32 :H14 change footprint H-E315X315D110P2

Page 21: LU2 Change P/N DBBL5MLAN01

1/15

Page 3:con20 CPU_LDT_RST# add C31(reserve)

Page 21: LU1 pin 30 add LR4 10Kohm

Page 29: mount PR86

AJ069700T08-->IC CTRL(605P)SB820M
AJ075200T16--> IC CTRL(528P)RS880M

Page 16: Change CON13 footprint
-->hdmi-c12806-11908-l-19p-v

1/18

Page 3: T10 & T11 change footprint TP3050

1/4 Change footprint for layout

Page 20--U34 QFN48-7X7-5-49P-SMT

Page 26,25,25--PL16,PL19,PL20 CHOKE-ETQP4LR36WFC-4P-SMT

Page 30--PU9 HVSOF5-1_6-5-5P-SMT

Page 23--CON2 88513-2641-26P-L-SMT

Page 32--CON3 88513-0601-6P-L-SMT

Page 32
H2 O-NE7-2
H22 O-NE7-1
H6 O-NE7-3
H12 H-C236D102P2
H16 O-NE7-4
H1 H-TE295X295BE276X276D102P2
H18 H-E315X315D102P2-1
H5 H-E494X248D102P2-1
H7 H-E315X272D102P2

Page 21-- LU2 TRF-10-1-24P-SMT 加入-SMT
Page 18-- CN6 CARD-JBS010-2601-0-10P 移除-NB3
Page 24--PC142 ECAP10X6S 移除-ZO1
Page 24--PL13,PL14 CHOKE-PCMB104T-R45MN-4P 移除-WK1

Add test point
Page3--U21 AF9，AE9，AC9，AA9
Page11--U28 C4，E7，F7，E8
Page22--U13 Pin21、25、17、20、48、50、51、52、110、111、112、35

*For screen will be clone mode bug
Page15--R265 change from 75 ohm to 140 ohm
R260 change from 75 ohm to 150 ohm
R254 change from 75 ohm to 150 ohm

*For Power on issue
Page28--PQ49 pin4 pin name change from VRM_PWRGD to MAINO

1/5

*Avoid system shutdown
Page11--CPU_THERMTRIP#上加一顆10K pull high到RVCC3

*For overload fail issue
Page 32--R130 change from 22ohm to F7 FUSE SMD 0.12A 48V

1/7

Page 15: R94, R99 change from 2.2k to 4.7K ohm for VEDS ARGB(4-5).

Page 14: remove no need cap for cost down

Page 11: R174;R175 PU power change from VCC3 to RVCC3

Page 11: RSMRST# schematic unmount

Page 6: Side port memory vref voltage PU low

Page 29: PU4 pin1 change pin name from PGOOD to VRM_PWRGD

Page 17: remove WLAN VCC1.5_MINI

Page 5: remove C34, C28

Page 32: Touch Pad CON3 pin reverse

Page 32: USB CON4 add GND Pin from 27~30

1/11

Page 18:CN6 change footprint mscard-cb1s-025-10p-l for SMT request

Page 14:Add C37

Page 10:change Y7 P/N(BG332768542) and C480=18PF for timing accuracy

1/12

Page 15:CON7.10-->INT_LVDS_BLON:
it is the PWM output to adjust the brightness.
U3.2-->INT_LVDS_ENA_BL:
Enables Backlight for CPIS compliant LCD panels

Page 17:chang WLAN SW4 the same as SY2

Page 19:change BT con footprint
AXK5F10537YG-10P-RUV
--> add fix hole for SMT request

1/14

Page 20 --Add AMP_PD# schematic

Page 11:SUS_STAT# signal, it is OD; need pull up

1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA COMPUTER

Title: **Change History**

Size: Custom | Document Number: AMD | Rev: 3A

Date: Saturday, March 20, 2010 | Sheet 35 of 34

1/21--->改版PVT

Page 21:LU1 pin26 ISOLATE# add 15kohm PD

1/22

Page 10: Y7 change P/N:BG332768909
C478 change to 18PF

Page 10: change Y12 P/N: BG625000486
and C430=C431 27PF for timing accuracy

Page 21:LY1 Change 25MHz XTAL P/N:BG625000486(2nd:BG625000737)

2/10

Page11: HW_PWRGD PD 10Kohm ---decrease impact on switch issue

Page 20: ChangeR317,R323 from 22ohm to 0ohm for FSOV Fail issue

Page 20: AMP_PD# power change from +5VA to 3VPCU

Page 22: add INT_LVDS_ENA_BL pin for EC control backlight

Page11: R174,R175 change from 10kohm to 2.2kohm

Page14: C10 chagne from 10UF to 4.7UF
Page15: chagne CON7 LVDS con
Page19: chagne CON18 BT con
Page17: chagne WLAN switch SW4
Page20: chagne spk con CON10
Page3: CPU_LDT_RST# add R69 short pad for debug

3/5

Page16: change power source for CRT port

Page16: change D9,D7 P/N and mount R266,R267

Page21: LR8 umount
Page22: R68 mount

3/8

Page 24: Change PC 142 footprint ECAP10X6S-ZO1
Page 16: Change CON13 footprint & P/N:
from hdmi-c12806-11908-l-19p-v to Hdmi-c12825-11908-l-19p-v

3/9

Page 23: delete L27
Page6 & Page11: remove all side port component

3/10

Page 3:add C291 & C137(mount) change from 0.1u(CH4102M9B13) to 180pf (CH11806JB09)
for power noise

Page 3:C31(mount) change from 33pf to 180pf (CH11806JB09)
for power noise

3/11

Page6 :R47 and R49 change from 0ohm to short pad
Page8 :R245 change from 0ohm to short pad
Page20 :remove R220
Page20 :change C488,C491,C494 from AGND to GND
Page 3 & 22 & 10: Change CPU Prochot schematic controlled by EC
Page 3 mount R267
Page 6:delete R56 & R63
Page 8: change R83,R77,R65,R253,R71,R57,R91,R245 & R250 to short pad
Page 8: delete R255,R252

3/12

Page 9: delete R251,R249,C377,c191,c201,c195,c184,c196,R93,R89 for no side port

Page 10: delete RP5,RP29,RP32,RP15,RP35,RP30

Page 10: delete R300

Page 11:delete RP27,SW1,RP25 (remove Panel ID set)

Page 18:Change MR19,MR3,MR2,MR9,MR10,MR11,MR12,MR13,MR14,MR15,MR16,MR17,MR18,MR8 to short pad

Page 24:Change PC142 footprint Ecap10x6s-SMT
Page20 :delete R322,R329,R328
Page21 :delete LR14
Page21 :change LR6 to short pad
Page 9: Change L7,L5,L6,L8,R80,R95 to short pad
Page 13: Change R187,L10,L9,L15,L13,L28,L18,R169,L12,L11,L19,L14,L17,R127,R284,L26,R145 to short pad

3/15

Page 20: reserve Q29 and R399,
mount R367 for pop noise

Page 20:Change R330、R321、R346、R347 from 1.5K ohm to 10K ohm for pop noise
Page 20:add C343,C345,C346,C347 10uF for pop noise
Page 8:R86 change from 301ohm to 1Kohm
Page 11:R207& R208 from 100k ohm to 10k ohm
Page 20:R363 unmount
Page 18:ML1 & MR4 change to short pad
Page 19:delete Q16
Page21:change con9 from DFTJ08FR085 to DFTJ08FR167
Page22:U13 GPIO66 PL 10kohm(R159)
Page 12:delete R176
Page 15:delete R36
Page 19:con18 delete T39,T40
Page 20:delete R317,R323
Page 20:R214 change from 0ohm to short pad
Page 22:delete R68
Page 3:delete con20 & C31 & C267
Page 3:reserve C182 0.1uF
Page 3:R69 change to short pad

3/16

Page 23:reserve U42 ESD part
Page 32:change con4 抽屜式

Page 32:change H13,H15,H17,and add H23,H24 NUT
Page 19:Reverse C786, C787, C788 FP for ESD
Page 20:C342 unmount
Page 20:CPU_PROCHOT# add C312
Page 9:mount C217 for DYN_VCC1.1 power ripple too large

3/17

Page20:R206,R205,R215,R210,R209,R222,R211,R217,R223 change to short pad
Page 3:reserve C184 0.1uF
Page21:change LC23 from 1000P/2KV to 1000P/3KV
Page 3:delete R51,R50
Page 4:delete R11
Page20:L1~L4 change P/N to CX121T20100
Page 16:delete RP38
Page 18:delete MRP1
Page 22:delete R155
Page 3:delete R238
Page 15:delete R355
Page 15: R273 change from CS41002JB20 to CS41002FB28

3/20

Page 32: change R236,R237 from 150 ohm to 75ohm for two color LED