

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	0.20	06/5/22	36	DC_IN/Charger (MAX1909)	0.20	06/5/22
02	Block Diagram	0.20	06/5/22	37	SYSPWR(+3VALW/+5VALW)	0.20	06/5/22
03	Yonah(HOST BUS) 1/2	0.20	06/5/22	38	SYSPWR(+1_5VRUN/+1_05VRUN)	0.20	06/5/22
04	Yonah(HOST BUS) 2/3	0.20	06/5/22	39	VHORE(ISL6262)	0.20	06/5/22
05	Yonah(Power/Gnd) 3/3	0.20	06/5/22	40	Others power plan	0.20	06/5/22
06	CALISTOGA (HOST) 1/7	0.20	06/5/22	41	OVP protection	0.20	06/5/22
07	CALISTOG (DMI) 2/7	0.20	06/5/22	42	DDR2PWR(+1_8V_SUS/+0_9VRUN)	0.20	06/5/22
08	CALIST (GRAPHIC) 3/7	0.20	06/5/22	43	CLOCK GEN	0.20	06/5/22
09	CALISTOGA (DDRII) 4/7	0.20	06/5/22	44	HOLE	0.20	06/5/22
10	CALIST (POWER,VCC) 5/7	0.20	06/5/22	45	POWER SEQUENCE	0.20	06/5/22
11	CALIST (VCC CORE) 6/7	0.20	06/5/22	46	History	0.20	06/5/22
12	CALIST (VSS) 7/7	0.20	06/5/22	47	History	0.20	06/5/22
13	DDRII(SO-DIMM_0) 1/3	0.20	06/5/22				
14	DDRII(SO-DIMM_1) 2/3	0.20	06/5/22				
15	DDRII(Termination) 3/3	0.20	06/5/22				
16	LVDS / S_VIDEO	0.20	06/5/22				
17	ICH7-M(PCI/USB) 1/5	0.20	06/5/22				
18	ICH7-M(LPC,IDE,SATA)2/5	0.20	06/5/22				
19	ICH7-M(GPIO) 3/5	0.20	06/5/22				
20	ICH7-M(POWER) 4/5	0.20	06/5/22				
21	ICH7-M(GND) 5/5	0.20	06/5/22				
22	SATA HDD/CD-ROM	0.20	06/5/22				
23	EC+KBC	0.20	06/5/22				
24	Flash ROM/XBUS	0.20	06/5/22				
25	Mini_Card/BT	0.20	06/5/22				
26	FAN/HW THERMAL PROTECT	0.20	06/5/22				
27	EXPRESS/OIDE/TP	0.20	06/5/22				
28	PCI (PCI BUS)	0.20	06/5/22				
29	PCI (ILINK)	0.20	06/5/22				
30	PCI (MS)	0.20	06/5/22				
31	PCI (PCMCIA)	0.20	06/5/22				
32	USB2.0	0.20	06/5/22				
33	CRT	0.20	06/5/22				
34	DB CONNS & LED	0.20	06/5/22				
35	Power Design Diagram	0.20	06/5/22				

PCB P/N: 1P-0065102-80SA - FUBAI
 1P-0065201-80SA - NANYA
 1P-0065503-80SA - HANNSTAR

Project Code & Schematics Subject: MS60-L Main Board


P. Leader	Check by	Design by

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **Index Page**

Size: Custom Document Number: **MS60-1-05 (MBX-163)** Rev: 0.20
 Date: Monday, June 19, 2006 Sheet 1 of 47

MS60 (CALISTOGA GM Block Diagram)



SYSTEM DC/DC MAX8734 P.37	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC
SYSTEM DC/DC MAX8743 P.38	
INPUTS	OUTPUTS
DCBATOUT	+1_5VRUN +1_0VRUN
SC486 P.42	
DCBATOUT	+1_8V_83_SUS +0_9VRUN

CPU DC/DC ISL6262 P.39	
INPUTS	OUTPUTS
DCBATOUT	VHORE

AMP DC/DC MAX1616 P.40	
INPUTS	OUTPUTS
DCBATOUT	+8VRUN




MAXIM CHARGER MAX1909 P.36	
INPUTS	OUTPUTS
AD+	BT+ DCBATOUT

Layout note:
no stub on
H_STPCLK#




A#[32-39], APM#[0-1]:
Leave escape routing
on for future
functionality


ICH7M's GPIO12: VIL----> -0.5V ~ 0.8V
VIH----> 2.0V ~ 3.3+0.5V
YONAH's PROCHOT#: VIL----> -0.1V ~ 0.3*VCCP
VIH----> 0.7*VCCP ~ VCCP+0.1

If PROCHOT# is routed between
CPU,IMVP and MCH, pull-up
resistor has to be 75 ohm +-5%



Debug port not used.
resistors close to CPU.







Place close to CPU
 Layout Note:
 Zo=55 ohm, 0.5"
 max for GTLREF.

FSB Frequency Table:


BSEL[2:0]	Freq.(MHz)
LLL	Reserve
LLH	133
LHL	Reserve
LHH	166

Layout Note:
 Comp0,2 connect with Zo=27.4 ohm, make
 trace length shorter then 0.5".
 Comp1,3 connect with Zo=55 ohm, make
 trace length shorter then 0.5".






4 H_D#[63..0] H_D#[63..0]



HOST



Place Cap.
near GMCH
within 100
mils.


GM	Q988CGM	12-0G88CGM-0000
PM	Q988CPM	12-0G88CPM-0000
GML	940GML-QK60-A3	12-940GML0-A300

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **CALISTOHA (HOST)**


Size: A3 Document Number: **MS60-1-05 (MBX-163)** Rev: 0.20

Date: Monday, June 19, 2006 Sheet 6 of 47



Del R343, R342, R360, R364






Caps used in +1_5VSUS_PCIE should be on top layer

NOTE: 0.1uF caps in 1.5SxPLL need to be located as edge caps within 200mils

NOTE: Caps in +1_5VSUS_TVDAC & +1_5VSUS_QTVDAC need to be located as edge caps within 200mils

POWER

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
TITLE			
CALISTOGA(POWER,VCC) 5 of 7			
Size	Document Number		Rev
Custom	MS60-1-05 (MBX-163)		0.20
Date:	Monday, June 19, 2006	Sheet	10 of 47




Pin	Label
AA33	VCC_0
W33	VCC_1
P33	VCC_2
N33	VCC_3
L33	VCC_4
J33	VCC_5
AA32	VCC_6
Y32	VCC_7
W32	VCC_8
V32	VCC_9
P32	VCC_10
N32	VCC_11
M32	VCC_12
L32	VCC_13
J32	VCC_14
AA31	VCC_15
W31	VCC_16
V31	VCC_17
T31	VCC_18
P31	VCC_19
N31	VCC_20
M31	VCC_21
AA30	VCC_22
Y30	VCC_23
W30	VCC_24
V30	VCC_25
U30	VCC_26
T30	VCC_27
R30	VCC_28
P30	VCC_29
N30	VCC_30
M30	VCC_31
L30	VCC_32
AA29	VCC_33
Y29	VCC_34
W29	VCC_35
V29	VCC_36
U29	VCC_37
R29	VCC_38
P29	VCC_39
M29	VCC_40
L29	VCC_41
AA28	VCC_42
Y28	VCC_43
W28	VCC_44
V28	VCC_45
U28	VCC_46
R28	VCC_47
P28	VCC_48
N28	VCC_49
M28	VCC_50
L28	VCC_51
P27	VCC_52
N27	VCC_53
M27	VCC_54
L27	VCC_55
P26	VCC_56
N26	VCC_57
L26	VCC_58
M25	VCC_59
L25	VCC_60
P24	VCC_61
N24	VCC_62
M24	VCC_63
AA23	VCC_64
Y23	VCC_65
W23	VCC_66
V23	VCC_67
U23	VCC_68
R23	VCC_69
P23	VCC_70
N23	VCC_71
M23	VCC_72
L23	VCC_73
AC22	VCC_74
AB22	VCC_75
Y22	VCC_76
W22	VCC_77
P22	VCC_78
N22	VCC_79
M22	VCC_80
L22	VCC_81
AC21	VCC_82
AA21	VCC_83
W21	VCC_84
N21	VCC_85
M21	VCC_86
L21	VCC_87
AC20	VCC_88
AB20	VCC_89
Y20	VCC_90
W20	VCC_91
P20	VCC_92
N20	VCC_93
M20	VCC_94
L20	VCC_95
AB19	VCC_96
AA19	VCC_97
Y19	VCC_98
M19	VCC_99
L19	VCC_100
N18	VCC_101
M18	VCC_102
L18	VCC_103
P17	VCC_104
N17	VCC_105
M17	VCC_106
L16	VCC_107

Pin	Label
AA41	VCCSM_0
AM41	VCCSM_1
AL40	VCCSM_2
BA36	VCCSM_3
AY34	VCCSM_4
AW34	VCCSM_5
AV34	VCCSM_6
AU34	VCCSM_7
AT34	VCCSM_8
AR34	VCCSM_9
BA30	VCCSM_10
AY30	VCCSM_11
AW30	VCCSM_12
AV30	VCCSM_13
AU30	VCCSM_14
AT30	VCCSM_15
AR30	VCCSM_16
AN30	VCCSM_17
AM30	VCCSM_18
AL29	VCCSM_19
AK29	VCCSM_20
AJ29	VCCSM_21
AH29	VCCSM_22
AI28	VCCSM_23
AH28	VCCSM_24
AJ27	VCCSM_25
AH27	VCCSM_26
BA26	VCCSM_27
AY26	VCCSM_28
AW26	VCCSM_29
AU26	VCCSM_30
AT26	VCCSM_31
AR26	VCCSM_32
AJ26	VCCSM_33
AH26	VCCSM_34
AJ25	VCCSM_35
AH25	VCCSM_36
AJ24	VCCSM_37
AH24	VCCSM_38
BA23	VCCSM_39
AJ23	VCCSM_40
BA22	VCCSM_41
AY22	VCCSM_42
AW22	VCCSM_43
AV22	VCCSM_44
AU22	VCCSM_45
AT22	VCCSM_46
AR22	VCCSM_47
AJ22	VCCSM_48
AK21	VCCSM_49
AK20	VCCSM_50
BA19	VCCSM_51
AV19	VCCSM_52
AW19	VCCSM_53
AV19	VCCSM_54
AW19	VCCSM_55
AV19	VCCSM_56
AW19	VCCSM_57
AV19	VCCSM_58
AW19	VCCSM_59
AV19	VCCSM_60
AW19	VCCSM_61
AT19	VCCSM_62
AR19	VCCSM_63
AK19	VCCSM_64
AK19	VCCSM_65
AJ18	VCCSM_66
AJ18	VCCSM_67
AH17	VCCSM_68
AH16	VCCSM_69
BA15	VCCSM_70
AY15	VCCSM_71
AW15	VCCSM_72
AV15	VCCSM_73
AV15	VCCSM_74
AV15	VCCSM_75
AT15	VCCSM_76
AR15	VCCSM_77
AJ15	VCCSM_78
AJ15	VCCSM_79
AJ14	VCCSM_80
AJ13	VCCSM_81
AH13	VCCSM_82
AK12	VCCSM_83
AJ12	VCCSM_84
AH12	VCCSM_85
AG12	VCCSM_86
AK11	VCCSM_87
BA8	VCCSM_88
AV8	VCCSM_89
AV8	VCCSM_90
AT8	VCCSM_91
ARR	VCCSM_92
AB8	VCCSM_93
BA6	VCCSM_94
AY6	VCCSM_95
AW6	VCCSM_96
AV6	VCCSM_97
AT6	VCCSM_98
AR6	VCCSM_99
AN6	VCCSM_100
AK6	VCCSM_101
AJ6	VCCSM_102
AV1	VCCSM_103
AJ1	VCCSM_104
AV1	VCCSM_105
AJ1	VCCSM_106
AV1	VCCSM_107

Note: All VCCSM pins shorted internally.

near pin BA23

near pin BA15 on layer1



NCTF

CALISTOGA

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
CALISTOGA(VCC CORE) 6 of 7		
Size	Document Number	Rev
Custom	MS60-1-05 (MBX-163)	0.20
Date:	Monday, June 19, 2006	Sheet 11 of 47

7 MCH_CFG_5 ← 1 ● 30MIL TP45

MCH_CFG_5
Low = DMIX2
High = DMIX4

7 MCH_CFG_6 ← 1 ● 30MIL TP40

MCH_CFG_6
Low = Moby Dick
High = Calistoga
DDR2 select (default high)

7 MCH_CFG_7 ← 1 ● 30MIL TP36

MCH_CFG_7 (CPU Strap)
Low = RSVD
High = Mobile Yonah processor

7 MCH_CFG_9 ← 1 ● 30MIL TP35

MCH_CFG_9 (PCIe Graphics Lane)
Low = Reverse Lane
High = Normal operation

For layout convenience

7 MCH_CFG_10 ← 1 ● 30MIL TP35

MCH_CFG_10 (HOST PLL VCC SELECT)
Low = RESERVED
High = MOBILITY

7 MCH_CFG_11 ← 1 ● 30MIL TP35

MCH_CFG_11 (PSB 4x CLK ENABLE)
Low = Reserved
High = Calistoga

7 MCH_CFG_12 ← 1 ● 30MIL TP47

7 MCH_CFG_13 ← 1 ● 30MIL TP55

MCH_CFG_[13:12] (XOR/ALLZ)
00=Partial Clock Gating Disable
01=XOR Mode Enable
10=All-Z Mode Enable
11=Normal Operation(Default)

7 MCH_CFG_16 ← 1 ● 30MIL TP44

MCH_CFG_16 (FSB Dynamic ODT)
Low = Dynamic ODT Disabled
High = Dynamic ODT Enable

MCH_CFG_18 (VCC_CORE Select)
Low = 1.05V(default)
High = 1.5V

MCH_CFG_19 (DMI LANE REVERSAL)
Low = Normal(default)
High = LANES REVERSED

MCH_CFG_20 (PCIe Backward Interoperability mode)
Low = Only SDVO or PCIe x1 is operational (defaults)
High = SDVO and PCIe x1 are operating simultaneously via the PEG port

Layout Noe:
Location of all MCH_CFG strap resistors needs to be close to trace to minimize stub

Check CALISTOGA version , after A2 version , if sysrec can't boot up then NC the pull low R











Table of pins for U271 (CALISTOGA) including VSS_0 through VSS_96 and AK34 through AN34.





Table of pins for U27J (CALISTOGA) including VSS_180 through VSS_272 and AT23 through Y11.

1.8V per DIMM=3.08A




SMBus Address: A0(W)/A1(R)


FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title DDR(II)SO-DIMM_0		
Size A3	Document Number MS60-1-05 (MBX-163)	Rev 0.20
Date: Monday, June 19, 2006	Sheet 13	of 47




FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title DDR(II)SO-DIMM_1		
Size	Document Number	Rev
Custom	MS60-1-05 (MBX-163)	0.20
Date:	Monday, June 19, 2006	Sheet 14 of 47





Place Near DDR




Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VRUN




Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VRUN




LVDS





PANEL ID





Size	13.3" wide		
Vendor	AUO	SHARP	
Type			
Panel ID Check[2..0]	001	010	




LVDS CONNECTOR



LCD POWER




S-VIDEO





INVERTER CONNECTOR





The traces inside this block should be wider.
No digital signals routed under XTAL





U19E		
A4	VSS[1]	VSS[98]
A23	VSS[2]	VSS[99]
B1	VSS[3]	VSS[100]
B8	VSS[4]	VSS[101]
B11	VSS[5]	VSS[102]
B14	VSS[6]	VSS[103]
B17	VSS[7]	VSS[104]
B20	VSS[8]	VSS[105]
B26	VSS[9]	VSS[106]
B28	VSS[10]	VSS[107]
C2	VSS[11]	VSS[108]
C6	VSS[12]	VSS[109]
C27	VSS[13]	VSS[110]
D10	VSS[14]	VSS[111]
D13	VSS[15]	VSS[112]
D18	VSS[16]	VSS[113]
D21	VSS[17]	VSS[114]
D24	VSS[18]	VSS[115]
E1	VSS[19]	VSS[116]
E2	VSS[20]	VSS[117]
F4	VSS[21]	VSS[118]
F8	VSS[22]	VSS[119]
F15	VSS[23]	VSS[120]
F3	VSS[24]	VSS[121]
F4	VSS[25]	VSS[122]
F5	VSS[26]	VSS[123]
F12	VSS[27]	VSS[124]
F27	VSS[28]	VSS[125]
F28	VSS[29]	VSS[126]
G1	VSS[30]	VSS[127]
G2	VSS[31]	VSS[128]
G5	VSS[32]	VSS[129]
G6	VSS[33]	VSS[130]
G9	VSS[34]	VSS[131]
G14	VSS[35]	VSS[132]
G18	VSS[36]	VSS[133]
G21	VSS[37]	VSS[134]
G24	VSS[38]	VSS[135]
G25	VSS[39]	VSS[136]
G26	VSS[40]	VSS[137]
H3	VSS[41]	VSS[138]
H4	VSS[42]	VSS[139]
H5	VSS[43]	VSS[140]
H24	VSS[44]	VSS[141]
H27	VSS[45]	VSS[142]
H28	VSS[46]	VSS[143]
J1	VSS[47]	VSS[144]
J2	VSS[48]	VSS[145]
J5	VSS[49]	VSS[146]
J24	VSS[50]	VSS[147]
J25	VSS[51]	VSS[148]
J26	VSS[52]	VSS[149]
K24	VSS[53]	VSS[150]
K27	VSS[54]	VSS[151]
K28	VSS[55]	VSS[152]
L13	VSS[56]	VSS[153]
L15	VSS[57]	VSS[154]
L24	VSS[58]	VSS[155]
L25	VSS[59]	VSS[156]
L26	VSS[60]	VSS[157]
M3	VSS[61]	VSS[158]
M4	VSS[62]	VSS[159]
M5	VSS[63]	VSS[160]
M12	VSS[64]	VSS[161]
M13	VSS[65]	VSS[162]
M14	VSS[66]	VSS[163]
M15	VSS[67]	VSS[164]
M16	VSS[68]	VSS[165]
M17	VSS[69]	VSS[166]
M24	VSS[70]	VSS[167]
M27	VSS[71]	VSS[168]
M28	VSS[72]	VSS[169]
N1	VSS[73]	VSS[170]
N2	VSS[74]	VSS[171]
N5	VSS[75]	VSS[172]
N6	VSS[76]	VSS[173]
N11	VSS[77]	VSS[174]
N12	VSS[78]	VSS[175]
N13	VSS[79]	VSS[176]
N14	VSS[80]	VSS[177]
N15	VSS[81]	VSS[178]
N16	VSS[82]	VSS[179]
N17	VSS[83]	VSS[180]
N18	VSS[84]	VSS[181]
N24	VSS[85]	VSS[182]
N25	VSS[86]	VSS[183]
N26	VSS[87]	VSS[184]
P3	VSS[88]	VSS[185]
P4	VSS[89]	VSS[186]
P12	VSS[90]	VSS[187]
P13	VSS[91]	VSS[188]
P14	VSS[92]	VSS[189]
P15	VSS[93]	VSS[190]
P16	VSS[94]	VSS[191]
P17	VSS[95]	VSS[192]
P24	VSS[96]	VSS[193]
P27	VSS[97]	VSS[194]

ICH7-M

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
ICH7-M(GND) 5/5			
Size	Document Number		Rev
A3	MS60-1-05 (MBX-163)		0.20
Date:	Monday, June 19, 2006	Sheet	21 of 47


SATA HDD CONN

CN21's pin18 change connection from NC to GND.
DVT 0616




+3VRUN_ODD
Change from +3VRUN to +3VRUN_ODD
DVT 0616

H: Slave
L: Master
ODD must Master







CD-ROM CONN






Del R516,R517,C580
DVT 0615


FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title SATA HDD/CD-ROM		
Size A3	Document Number MS60-1-05 (MBX-163)	Rev 0.20
Date: Monday, June 19, 2006	Sheet 22	of 47

23 SIO_FA[19..0]
23 SIO_FD[7..0]






WWAN POWER




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title WWAN			
Size	Document Number	Rev 0.20	
Custom	MS60-1-05 (MBX-163)		
Date:	Monday, June 19, 2006	Sheet	25 of 47

FAN




CPU SENSOR







Place Thermal-Sensor near CPU & GMCH.

HW THERMAL PROTECTION




HW thermal shut down temperature setting 95 degree . Put Near CPU .


FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
FAN/HW THERMAL PROTECT			
Size	Document Number	Rev	
A3	MS60-1-05 (MBX-163)	0.20	
Date:	Monday, June 19, 2006	Sheet	26 of 47



FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title OIDE/TP		
Size Custom	Document Number MS60-1-05 (MBX-163)	Rev 0.20
Date: Monday, June 19, 2006	Sheet 27	of 47





This array must be placed close to AVDD (Pin P13,P14,U15) They must be tied to a low-impedance GND.




This capacitor should be placed between Pin P15 and Pin R17 .


This capacitor must be placed to IC pin



IBBE 1394a




iLink CONN.




5/9 Add test Pad Change to NC

Resistors should be placed on the SCL and SDA terminals



FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	PCI (I LINK)	
Size	Document Number	Rev
A3	MS60-1-05 (MBX-163)	0.20
Date:	Monday, June 19, 2006	Sheet 29 of 47







SD/MMC/Memory Stick/PRO/Smart Media/XD


POWER SUPPLY









PCI8402ZHK





MS Duo / Pro


















FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	DC_IN/CHARGER(MAX1909)	
Size	Document Number	Rev
Custom	MS60-1-05 (MBX-163)	0.20
Date:	Monday, June 19, 2006	Sheet 36 of 47





TON connect to GND = 5V/400KHZ, 3.3V/500KHZ
 ILIM5/ILIM3 for setting OCP

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title SYS Power (3D3VALW/5VALW)		
Size A3	Document Number MS60-1-05 (MBX-163)	Rev 0.20
Date: Monday, June 19, 2006	Sheet 37	of 47








1.5V/1.05V OVP and UVP setting







OCP Setting


- VID0 1 TP148 tpc32t_100
- VID1 1 TP149 tpc32t_100
- VID2 1 TP150 tpc32t_100
- VID3 1 TP151 tpc32t_100
- VID5 1 TP153 tpc32t_100
- VID6 1 TP154 tpc32t_100
- DPRSPLVR 1 TP155 tpc32t_100
- PSI# 1 TP156 tpc32t_100
- IMVP_VR_ON 1 TP157 tpc32t_100
- H_DPRSSTP# 1 TP158 tpc32t_100



Add PQ57, PC181 for ODD power plane.

Discharge circuit for power-off





Control ACIN OCP protect

$$VIINP = I_{source} \times R_{s1} \times GIINP \times R$$

VIINP	W/O	W/I
AC_OFF_3#	1.525V/99W	1.28V/83W
PWRLIMIT	1.246V/81W	0.994V/65W

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **OVP protection-ZG**


Size A3 Document Number: **MS60-1-05 (MBX-163)** Rev 0.20

Date: Monday, June 19, 2006 Sheet 41 of 47

NC_10P_50V_E_N	2	1	CLK_CB48
NC_10P_50V_E_N	2	1	CLK_USB48
NC_10P_50V_E_N	2	1	CLK_KBCPCI
NC_10P_50V_E_N	2	1	CLK_ICHPCI
NC_10P_50V_E_N	2	1	CLK_ICH14
NC_10P_50V_E_N	2	1	PCLK_CB
NC_10P_50V_E_N	2	1	PCLK_FWH
NC_10P_50V_E_N	2	1	PCLK_ICHPCI
NC_10P_50V_E_N	2	1	PCLK_ICH14
NC_10P_50V_E_N	2	1	PCLK_JIG

close to clk gen (For EMI)

Length as short as possible.





Pin Straps			
pin53	pin 11/12	pin59	pin 15/16
0	SRCLK0	0	SRCLK0
1	27MHz (v)	1	SATA (v)
pin60	pin 37/38	pin64	pin 13/14
0	SRCLK8 (v)	0	LDCCLK_SS (CA)
1	CPU 2 ITP	1	SRCLK1 (NV)

SM bus Address : 1101001 (ICH7)
For clock generator

CLKREQ with internal pull-up resistor
No. Stuff Pull-up Resistor (R69, R40, R41, R70, R1126, R1127)
if EVT ok, del them in DVT

FSB Frequency Table:

FSLB	FSLA	CPU	SRC[7:0]	PCI
0	0	100	100	33
0	1	133	100	33
1	0	200	100	33
1	1	166	100	33




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division



Title: **CLOCK GEN**

Size A3 Document Number **MS60-1-05 (MBX-163)** Rev 0.20

Date: Monday, June 19, 2006 Sheet 43 of 47



FOR EMI



FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title HOLE		
Size A4	Document Number MS60-1-05 (MBX-163)	Rev 0.20
Date: Monday, June 19, 2006	Sheet 44	of 47

MS60 Power On Sequence Timing

Version : 0.0
Modified date : 2/14/2006




NOTE : (EC KB3910 Min. response time is 1ms)

- T00 : R=47K , C = 0.1uF is ENE recommend value please refer to KB3910B0-AN4A-200
- T01 : 5ms is for ALW VCC supplies must never be active while the ECVCC supply is inactive.(Please refer to Intel 16971 Page 300 of t200 timing)
PS : For KB3910 timing : After ECRST# goes to high ,EC must be check sum and initialized register.For MS01, we measure the T01 Min. 200ms is needed.In MS10 , we will measure this timing again.
- T02 : ALM_PWRGD:H to PM_RSMRST#:H at least 5ms (Please refer to 16971 Page 300 of t205 timing)
- T04 : For MS01 SPEC Min. is 50 ms(Normal SPEC is 20ms)
- T05 : RSMRST# active High to SLP_S5# active High Max. is 110ms(Please reference Intel 16971 Page 301of t232 timing)
- T06(Please reference Intel 16971 Page 301 of t234 timing)
- T07 : For MS01 current SPEC Min. is 25 ms(Please refer Intel 16971Page 301 t208 SPEC is Min 10ms)
- T08 : For MS01 current SPEC Min. is 1 ms(1ms is EC KB3910 at least response time)
- T09 : For MS01 current SPEC
- T10 :Please refer to Intel 16971 Page 300 of t214 timing
- T11 :Please refer to Intel 16971 Page 303 of t216 timing
- T12 : PM_RSMRST# ACTIVE HIGH TO PM_PWRBTN# ACTIVE LOW is 400ms(Normal SPEC is 110ms/Please reference Intel 16971 Page 301of t232 timing)
- T13 : For MS01 current SPEC Min. is 700 ms(Normal SPEC is 1ms that EC can response)
- T14 : For MS01 current SPEC Min. is 5 ms
- DDR2 1.8V from 0V to 2V Max. is 2 ms please refer to Intel 16981 Page 304
- IMVP_OK is same with SB_PWRGD(reserved And Gate with SYS_PWRGD)
- In G7X power sequence :3VRUN-->NVDD,PEX_VDD-->1_8VRUN
- T15 : Please refer to MAX8771 datasheet
- T16: Please refer to MAX8771 datasheet
- T17 : Please refer to Intel Ck410(14690) page 53
- T18 : The ICH7 drives PLTRST# active a minimum of 1ms when initiated through the Reset Control register I/O Register CF9h)
- CPUPWRGD is an output signal that presents a logical AND of the ICH7's PWROK and VRMPWRGD signals
- T20 : From ECRST# L->H to IMVP_PWRGD L->H. If EC's 32KHz is not stable, LPC I/F will hang. So the 1sec must be guaranteed.(Requested by Doi's san 05/13)

Remark: (Item1,2,3 add Diode; Item4,5,6 add discharge circuit; Item7 for implement TV) SPEC please refer to Intel 16981 15.4 GMCH/ICH7M Platform Power -up Requirements)

- V5REF(+5VRUN) -> +3VRUN, dt:0.7mV
- V5REF_SUS(+5VALW) -> +3VALW, dt:0.7mV
- +2.5VRUN -> GMCH_VCC(1.05V), dt:0.7mV
- +1_5VRUN -> +GMCH(1.05V), dt:0.7mV
- +3.3VRUN -> +2_5VRUN, dt:0.3mV
- +3_3VRUN -> +5VRUN (VccLAN), dt:0.3mV
- +3_3VRUN -> +1_5VRUN(TV), dt:0.7mV



R/C delay (47K/0.1uF)

T00	T01	T02	T03	T04	T05	T06	T07	T08	T09	T10
within 10ns-2ms	Min. 5 ms	Min. 10 ms	Min. 40ms	Min. 50ms	Min. 110ms	1 - 2 RTCCLK	Min. 25 ms	1ms	Min. 10ms	Min. 99ms
T11	T12	T13	T14	T15	T16	T17	T18	T19	T20	
Max. 50ns	Min. 400ms	Min 700ms	Min 5ms	typ 60us	Min : 3ms Max : 8ms	Max 1.8ms	Min 1ms	Min : 99ms	Min : 1s	

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Power Sequence

Size C Document Number **MS60-1-05 (MBX-163)** Rev 0.20

Date: Monday, June 19, 2006 Sheet 45 of 47

<1>2006/3/28 remove U36.SW no need to program for present application.

<2>2006/3/28 Change PR5 from 13K to common parts 10KOhm.

<3>2006/3/29 Change USB CONN. CN16 & CN40 for ID requirement.
P/N : FOX_UB11193-C1301-4F

<4>2006/3/29 Change ODD CONN. CN21 for ID requirement.
P/N : FOXCONN_QT8H0506_64T2R_4F

<5>2006/3/29 Change PC359.PC360 to 10uF
P/N : 1C-2B70106-M100

<6>2006/3/29 update new HDD CONN CN24.
P/N : 2N-0022002-F0G0

<7>2006/3/29 update new DC-IN CONN PCN1.
P/N : FOX_GS53020-00580-7F

<8>2006/3/29 update new BTY CONN PCN2.
P/N : FOXCONN_BP34063_B6012_7F

<9>2006/3/30 U18.U19.U21.R277.R300.R315change to NC according to Customer's feedback.

<10>2006/3/30 R269,R273,R276,R286,R287,R300 change to Populate according to Customer's feedback.

<11>2006/3/30 New add INV_ENABLE_EC logic dur to BIOS Code merge issue.add new component :
U53.U54 P/N : 14-74AHC1G-0800
R762 P/N : 1R-0000103-J200
R763 P/N : 1R-0000000-J200
R764 P/N : 1R-0000104-J200
Delete R176.R177

<12>2006/3/31 Add C20.C21.C22.C31.C33.C68 for EMI slution.
P/N : 1C-2Y20104-Y000

<13>2006/3/31 Add R5 for Customer feedback.
P/N : 1R-0000000-J200

<14>2006/3/31 Dummy R482,R483 for Customer feedback.

<15>2006/3/31 Modify MS PWR Circuit for Customer feedback.add new component :
U55.U56 P/N : 15-RT9702A-0000
C521.C522 P/N : 1C-2Y20104-Y000
R569.R573 P/N : 1R-0000105-J200
C870.C871 P/N : 1C-2Y30225-Y000
C535.C751 P/N : 1C-2B70106-M100
Deleted Component :
Q12.Q13.Q20.Q21.C535.C527.C521.C751.C753.C752.R486.R476.R568.R569

<16>2006/3/31 CN2 Pin11 change to +3V_S3_SUS for Customer feedback.

<17>2006/4/3 CN20.CN32.CN33 Pin assignment modified due to Customer's concern.

<18>2006/4/3 CN31.CN32.CN33 CN34 Connector change.
P/N : GB11261_1051_7F

<19>2006/4/3 L17 & L19 updated according to Customer feedback
P/N : 1L-DCS0603-1000

<20>2006/4/4 Add PWR_MIZER circuit.
U6J GPIO10 with new signal "NV_PWR_MIZER"
new Components added and modified as below :
10K Ohm -- R130.R766 -- P/N : 1R-0000103-J200
7.5K Ohm -- R765.R767.R768.R769.R770 -- P/N : 1R-0000752-F200
4.3K Ohm -- R128 -- P/N : 1R-0000432-F200
2N7002EPT -- Q54.Q55.Q56.Q57.Q58 -- P/N : 17-2N7002E-PT00

<21>2006/4/4 CN10 Pin4.5.6 change to Test pad according to customer's feedback.

<22>2006/4/4 D6.D7.D8 change to Q59.Q60.Q61
P/N : 17-2N7002E-PT00

<23>2006/4/4 R64,R67,R65,R75,R99,R94,R97,R109 change to populate.
P/N : 1R-0000121-J200

<24>2006/4/4 new add Q62 for WLAN LED Logic
P/N : 17-2N7002E-PT00

<25>2006/4/4 NC F1 and C859 according to customer's feedback.

<26>2006/4/4 delete R482.R483 according to customer's feedback.

<27>2006/4/6 add H3 ~ H20

<28>2006/4/6 Update BTY Connector PCN2 for ME requirement.
P/N : 2N-0006001-MKX0

<29>2006/4/6 R278.R289.R270 change to 75Ohm and circuit modified as customer's feedback.
P/N : 1R-0000750-F200

<30>2006/4/6 R543 change to 75Ohm as customer's feedback.
P/N : 1R-0000750-F300

<31>2006/4/6 R553 change to 75Ohm as customer's feedback.
P/N : 1R-0000750-J200

<32>2006/4/6 R99.R94.R97.R109.R67.R64.R65.R75 change to NC as customer's feedback.
and R66.R69.R98.R101 change to 120Ohm.
P/N : 1R-0000121-J200

<33>2006/4/6 CN34 Pin23 change to +5VALW as customer's feedback.

<34>2006/4/6 CN31 Pin1.2 change to +3V_S3_SUS as customer's feedback.

<35>2006/4/6 add 1A Fuse F4.F5.F9.F11.F15.F17.F18.F19
P/N : 1M-F32V1A0-F000

<36>2006/4/6 add 0.5A Fuse F2.F3.F6.F7.F8.F10.F12.F13.F14.F16.F18
P/N : 1M-F32V0A5-F000

<37>2006/4/6 add C872 according to MS20 lesson learn.
P/N : 1C-2B20102-M000

<38>2006/4/6 CN34 Pin23.24 change to +3VRUN.

<39>2006/4/6 add C71.C74.C87 for EMI.
P/N : 1C-2Y20104-Y000

<40>2006/4/6 add C89.C188.C199.C208.C213.C214
P/N : 1C-2Y20104-Y000

<40>2006/4/7 add C215.C216.C217.C218.C219 for EMI solution.
P/N : 1C-2Y20104-Y000

<41>2006/4/7 R118.R119.R351 change to populate as customer's feedback.

<42>2006/4/7 Y1.C104.C107.C492.C497.C501.R433.R434.R427.R428.R429.R430.R132.
R133.R134.R136.R117 change to NC as customer's feedback.

<43>2006/4/7 R439.R443 change to 0 Ohm as customer's feedback.
P/N : 1R-0000000-J200

<44>2006/4/7 update Net name EN_EXT_DEV_SENSE# as customer's feedback.

<45>2006/4/10 Modify ODD PWR Circuit for Customer feedback.add new component :
PQ183 P/N : 17-2N7002D-W000
PR115 P/N : 1R-0000101-J200
PR103.PR114 P/N : 1R-0000104-F100
PC87 P/N : 1C-2B20103-M000
PQ38 P/N : 17-S14800B-DY00
PC76 P/N : 1C-2B70106-M200

<46>2006/4/10 Modify VGA PWR Circuit for Customer feedback.add new component :
PR273 P/N : 1R-0000103-F200
PR773 P/N : 1R-0004992-F200
PQ20 P/N : 17-2N7002E-PT00
PR774 P/N : 1R-0000102-J200
PC873 P/N : 1C-2Y20105-Y000

<47>2006/4/10 add H21-H24.

<48>2006/4/10 Rename Schematic Part referene.
new version since 4/11

<49>2006/4/11 change R68.R133.R100
P/N : 1R-0000151-F200

<50>2006/4/11 PR111.PR114 change to NC according to PWR team's suggestion in EVT.

<51>2006/4/11 Modify ODD reset circuit as customer's feedback.
Add U37 P/N : 15-MAX809S-0000
Add R516 P/N : 1R-0000104-J200
NC R305

<52>2006/4/11 Remove C257 for EMI comment.

<53>2006/4/11 add ODD Reset RC.
Add R517 P/N : 1R-0000103-J200
Add C580 P/N : 1C-2Y20104-Y000

<54>2006/4/14 change R197.R198.R199.R200 to 60.4Ohm
P/N : 1R-000604X-F200

<55>2006/4/14 add R518 for 0Ohm
P/N : 1R-0000000-J200

<56>2006/4/14 CN7.C409.C412.L37.F16.R44.R45 change to CA from NV to fit configuration.

<57>2006/4/27 PR111.PR114 change to Populate from NC according to PWR team's suggestion in EVT.
P/N : 1R-0000100-J200

MS60-L change list base on MS60-H

<58>2006/5/02 Del all NV_ components for L-model only.

<59>2006/5/03 Remove +1_8VRUN discharge circuit.Delete PR169,PQ44. Add PQ54 P/N:17-2N7002E-PT00

<60>2006/5/03 LED2 pin2,pin3 swap for Power LED color opposite issue

<61>2006/5/03 Change CAP93,CAP94 to NEC,TEPSGV0E337M9-12R,330uF,2.5V
P/N:1C-31T0337-MX00
Add CAP95 P/N:1C-31T0337-MX00

<62>2006/5/04 F1,F2,F3,F4,F5,F6,F7,F8,F9,F10,F11,F12,F13,F14,F15,F16,F17,F19 change to fuse,1.1A PTC type
P/N:1M-F06V1A1-F000

<63>2006/5/05 follow M/E change to exchange PCN1 pin1 & pin2 connection.Layout change placement form top side to bottom side.

<64>2006/5/05 Add GP14,GP15 open jump for repair conveniently

<65>2006/5/05 Add C581,C582,C583,C584,C585,C586,C587,C588,C589,C590,C591,C592 for 22uF_0805_6.3V shortage.

<66>2006/5/08 As to M/E assemble issue, we will need rotat 180degree about T/P module.So that R47 change to stuff

<67>2006/05/09 Rename CAP93,CAP94,CAP95 to PC93,PC94,PC176.And change component to Panasonic,EEFSX0D331ER,330uF,2V
P/N:1C-42T0337-MX00

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
History			
Size	Document Number	Rev	
Custom	MS60-1-05 (MBX-163)	0.20	
Date:	Monday, June 19, 2006	Sheet	46 of 47

<68>2006/05/09 PC54,PC58,PC59,PC139 change to X5R,0.1uF,6.3V,10%,0201 for X7R,0.1uF,10V,0201 shortage
P/N:1C-2B10104-K100

<69>2006/05/11 L33,L34 pin swap .D12 & D10 change to TOP side for layout conveniently

<70>2006/05/12 PR198 change to 5.6k/0402_1% to modify 1.8V OCP seting value.
P/N:1R-0000562-F200

<71>2006/05/12 CN23 change to 'FOX_MH11747-BR2D-4F' for ME requirement.
P/N:2N-000400N-FKGO

<72>2006/05/12 CN3,CN8 change to 'FOX_GB5RF120-1200-7F' for ME requirement.
P/N:1N-0012001-F0T0

<73>2006/05/12 CN7 change to 'FFOXCONN_GB5RF060_1200_7F' for ME requirement.
P/N:1N-0006000-F0T0

<74>2006/05/12 CN12,CN16 change to 'FOXCONN_UB11193_C1304_4F' for ME requirement.
P/N:1N-0004000-FEG0

<75>2006/05/12 CN9 change to 'FOXCONN_HS8206E' for ME requirement.
P/N:1N-0006001-M1T0

<76>2006/05/16 Due to ripple noise issue.PC74,PC175 change to 'Panasonic,EFEFSX0D331ER'
.Del PC75 for power requirement.
P/N:1C-42T0337-MX00

<77>2006/05/17 Add PQ55,PQ56,PR200,PR201,PR202,PR203 for power discharge.
P/N:17-2N7002D-W000
P/N:1R-0000331-J300
P/N:1R-0000104-F100
P/N:1R-0000101-J200

<78>2006/05/17 U24 change to 'FOXCONN_P24782A_2743_01' for ME requirement.
P/N:1N-1478002-0000

<79>2006/05/18 PC67 change to 10pF 0402,and need to mount for power requirement.
P/N:1C-2N20100-J000

<80>2006/05/18 CN12,CN16 change footprint to 'FOXCONN_UB11193_C1304_4F_HM' for DFM.

<81>2006/05/18 Add R519,R520,C593,C594 on 'IAC_BITCLK' signal for EMI requirement.
P/N:1R-0000000-J200
P/N:1C-2N20330-J000

<82>2006/05/18 H13,H15 footprint change to ' hole_tc236bc315d114' for ME requirement.
P/N:1X-HOLE000-0232

<83>2006/05/19 CN25 need change to P/N:1N-1200007-0000. CN26 need change to P/N:1N-1200008-0000. Because P/N:1N-120000C-0000 & P/N:1N-120000D-0000 part number are not available.

<84>2006/05/19 Add PC177,PC178,PC179,PC180 on DC_IN trace for EMI requirement.
P/N:1C-2B30104-K000

<85>2006/05/22 Del R89,R140,R127.Add L54,L55,L56 (0 ohm change to bead) for EMI requirement.
P/N:1L-BEBMS16-0801

<86>2006/05/30 change R517 from 10Kohm to 0ohm for solving the ODD issue.
P/N:1R-0000000-J200

DVT change list

<87>2006/06/15 Delete R264.R271 for Debug BD LED.

<88>2006/06/15 Del reset IC form ODD portion.Del R516,R517,C580. Change U37 to 74AHC1G08GW and connect GPIO_ODD_RST# form KBC for ODD reset.

<89>2006/06/15 Add R521 1k ohm and change R244 connection form 'ALW_ON' to 'ALW_ON_1' for customer's requirement.
P/N : 1R-0000102-J200

<90>2006/06/16 PORT_DET# change from EC's pin81 to EC's pin176 for noise decreasing.

<91>2006/6/16 remove RP13 and replace with R519/R520 for WLAN issue improving.
P/N : 1R-0000220-F200

<92>2006/6/16 Add one GPIO signal 'VISTA_SUPPORT#' that is connected form EC's pin99 to CN1's pin17 to support Vista OS.

<93>2006/6/16 Add PQ57,PC181 for ODD power plane.
P/N:17-S12304B-DS00
P/N:1C-2B70106-M200

<94>2006/6/16 (HDD connector)CN21's pin18 change connection from NC to GND for the starting timing improvement.

<95>2006/6/17 Change PQ52 from SI7392DP to IRF807Z and change PQ53 from SI7336ADP to IRF8113 for power requirement.
P/N:17-1RF7807-2000
P/N:17-1RF8113-0000

<96>2006/6/17 PR198 change from 5.6K ohm to 7.32K ohm to modify OCP setting value.
P/N:1R- 0007321-F200

<97>2006/6/17 U12 change from G961-18ADJEU to SC1565IS-2.5TRT for WWAN voltage drop improvement.
P/N:15-SC15651-0000

<98>2006/6/19 pc117,pc179,pc178,pc180,pc115,pc91 change to populate for EMI requirement.

<99>2006/6/19 Add C595 at PRT_IN power trace for EMI requirement.
P/N:1C-2B30104-K000

<100>2006/6/19 Add PC116,PC117,PC118,PC120,PC122,PC123,PC124 at DCBATOUT power trace for EMI requirement.
P/N:1C-2B30105-M000
P/N:1C-2B30104-K000

<101>2006/6/19 Add R303 10K pulldown at U34's pin1 to avoid start abnormally for customer's requirement.
P/N:1R-0000103-J200

<102>2006/6/19 PC171 change to NC_ condition for power requirement.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
History			
Size	Document Number	Rev	
Customer	MS60-1-05 (MBX-163)	0.20	
Date:	Monday, June 19, 2006	Sheet	47 of 47