

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Page	Title of Schematics Page	Rev.
01	Schematics Page Index	SB	43	Touch Pad Connector	SB
02	Block Diagram	SB	44	Audio/USB DB Conn.	SB
03	ARD&CFD (DMI,PEG,FDI)	SB	45	FAN	SB
04	ARD&CFD (CLK,MISC,JTAG)	SB	46	Thermal Sensor&Protection	SB
05	ARD&CFD (DDR3)	SB	47	Power Design Diagram	SB
06	ARD&CFD (POWER)	SB	48	DCIN&Charger	SB
07	ARD&CFD (GRAPHICS POWER)	SB	49	Discharge Circuit	SB
08	ARD&CFD (GND)	SB	50	SYS Power (+3_3V/+5V)	SB
09	ARD&CFD (RESERVED)	SB	51	VTT&PCH Power(+1_1/1_05V)	SB
10	PCH (HDA,JTAG,SAT)	SB	52	DDR3 Power(+1_5V/+0_75V)	SB
11	PCH (PCI-E,SMBUS,CLK)	SB	53	VRAM Power(+1_8V)	SB
12	PCH (DMI,FDI,GPIO)	SB	54	CPU Power_VHOCORE	SB
13	PCH (LVDS,DDI)	SB	55	CPU Power_VID	SB
14	PCH (PCI,USB,NVRAM)	SB	56	VGFX Power_GFXCORE	SB
15	PCH (GPIO,VSS_NCTF,RSVD)	SB	57	VGA Power(NV VDD)	SB
16	PCH (POWER) 1/2	SB	58	Others power plane	SB
17	PCH (POWER) 2/2	SB	59	OVP protection	SB
18	PCH (VSS)	SB	60	INV CONNECTOR	SB
19	CLOCK GEN	SB	61	LVDS	SB
20	DDRIII(SO-DIMM_0) 1/3	SB	62	HDMI	SB
21	DDRIII(SO-DIMM_1) 2/3	SB	63	CRT	SB
22	SO-DIMM_VREF 3/3	SB	64	Audio (CODEC)	SB
23	EC+KBC (NPCE783L)	SB	65	Audio (MUTE)	SB
24	SPI Flash ROM	SB	66	Audio (Power)	SB
25	Debug Port	SB	67	Audio (Speaker AMP)	SB
26	Express Card	SB	68	Audio (Speaker Connector)	SB
27	Mini-PCIE Card (WLAN)	SB	69	Mini-PCIE Card (Mach)	SB
28	TV-Tuner Connector	SB	70	VGA (PCI-E) 1/9	SB
29	LAN (88E8057) 1/2	SB	71	VGA (STRAP) 2/9	SB
30	LAN (Transformer) 2/2	SB	72	VGA (DDR) 3/9	SB
31	SATA HDD	SB	73	VGA (DDR) 4/9	SB
32	SATA CD-ROM	SB	74	VGA (CRT/eDP) 5/9	SB
33	Braidwood Connector	SB	75	VGA (LVDS/HDMI) 6/9	SB
34	PCIE (MS&iLINK) 1/2	SB	76	VGA (GPIO) 7/9	SB
35	PCIE (SD) 2/2	SB	77	VGA (XTAL) 8/9	SB
36	Camera Connector	SB	78	VGA (POWER/GND) 9/9	SB
37	Felica Connector	SB	79	VRAM (DDR3) 1/4	SB
38	eDP&LVDS Connector	SB	80	VRAM (DDR3) 2/4	SB
39	Bluetooth Connector	SB	81	VRAM (DDR3) 3/4	SB
40	Modem Connector	SB	82	VRAM (DDR3) 4/4	SB
41	KB Connector	SB	83	VRAM (BYPASS) 1/2	SB
42	Status LED	SB	84	VRAM (BYPASS) 2/2	SB

M930 BOM Control Table

VALUE Head	CFD+PM55 N11P 1GVRAM-H	CFD+PM55 N11P 1GVRAM-S	CFD+PM55 N11M 512MVRAM-H	CFD+PM55 N11M 512MVRAM-S	ARD+SSKU N11P 1GVRAM-H	ARD+SSKU N11P 1GVRAM-S	ARD+SSKU N11M 512MVRAM-H	ARD+SSKU N11M 512MVRAM-S
CF_	Stuff	Stuff	Stuff	Stuff	Dummy	Dummy	Dummy	Dummy
AR_	Dummy	Dummy	Dummy	Dummy	Stuff	Stuff	Stuff	Stuff
NV_	Stuff	Stuff	Stuff	Stuff	Stuff	Stuff	Stuff	Stuff
NP_	Stuff	Stuff	Dummy	Dummy	Stuff	Stuff	Dummy	Dummy
NM_	Dummy	Dummy	Stuff	Stuff	Dummy	Dummy	Stuff	Stuff
NVH_	Stuff	Dummy	Stuff	Dummy	Stuff	Dummy	Stuff	Dummy
NVS_	Dummy	Stuff	Dummy	Stuff	Dummy	Stuff	Dummy	Stuff
NC_	Dummy	Dummy	Dummy	Dummy	Dummy	Dummy	Dummy	Dummy

<http://laptop-motherboard-schematic.blogspot.com/>

85	LID Switch/eSATA COMBO	SB
86	Identify IC	SB
87	HOLE & AMI LABEL	SB
88	USB & AUDIO Conn.	SB
89	USB Port	SB
90	HP Jack (S/PDIF)	SB
91	Ext MIC Jack	SB
92	Function SW & ALS	SB


P. Leader	Check by	Design by


Project Code & Schematics Subject: M930 Main Board

PCB P/N: (IRIS)
(Hannstar)

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	Index Page		
Size	Document Number		
Custom	M930 (MBX-215)		Rev SB
Date:	Wednesday, August 12, 2009	Sheet	1 of 96

M930 (IRX-5100) Calpella Platform+ nVIDIA N11P/M Discrete Graphic






PEG_TXN0	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C0
PEG_TXN1	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C1
PEG_TXN2	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C2
PEG_TXN3	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C3
PEG_TXN4	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C4
PEG_TXN5	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C5
PEG_TXN6	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C6
PEG_TXN7	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C7
PEG_TXN8	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C8
PEG_TXN9	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C9
PEG_TXN10	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C10
PEG_TXN11	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C11
PEG_TXN12	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C12
PEG_TXN13	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C13
PEG_TXN14	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C14
PEG_TXN15	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXN_C15
PEG_TXP0	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C0
PEG_TXP1	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C1
PEG_TXP2	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C2
PEG_TXP3	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C3
PEG_TXP4	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C4
PEG_TXP5	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C5
PEG_TXP6	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C6
PEG_TXP7	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C7
PEG_TXP8	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C8
PEG_TXP9	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C9
PEG_TXP10	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C10
PEG_TXP11	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C11
PEG_TXP12	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C12
PEG_TXP13	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C13
PEG_TXP14	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C14
PEG_TXP15	1	2	0.1U_6.3V_K	0402_X5R	PEG_RXP_C15

Layout Note:
 In order to minimize resistance, use thick traces to route all COMP signals, use 10-mils (0.254-mm) wide trace for routing less than 500 mils (12.7 mm), or 20-mils (0.508-mm) wide trace for routing between 500 mils (12.7 mm) and 1000 mils(25.4 mm). Keep 20-mils (0.508-mm) spacing to any other signals in order to minimize crosstalk.


For Disable Arrandale Graphic
 DPLL_REF_SSCLK and DPLL_REF_SSCLK# can be connected to GND on Arrandale directly if motherboard only supports discrete graphics.

7/24 [DVT] Change to Array for C/D.




7/13 [DVT] Change to 988A socket.


<http://laptop-motherboard-schematic.blogspot.com/>




7/24 [DVT] INTEL S3 Power Reduction Solution.





7/24 [DVT] Change R1261 to Stuff as MOR request.



JTAG Mapping -Scan Chain (Default)




VTT_1.1 VR power good signal to processor. Signal voltage level is 1.1 V.




7/24 [DVT] INTEL S3 Power Reduction Solution.

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	ARD&CFD (CLK,MISC,JTAG)		
Size	Document Number		Rev
Custom	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	4 of 96





DDR SYSTEM MEMORY A




SOCKET_988P
FOX_PZ98827-364A-01F

7/13 [DVT] Change to 988A socket.



SOCKET_988P
FOX_PZ98827-364A-01F

7/13 [DVT] Change to 988A socket.



DDR SYSTEM MEMORY - B

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: **ARD&CFD (DDR3)**


Size: A3
Document Number: **M930 (MBX-215)**

Date: Wednesday, August 12, 2009

Rev: **SB**

Sheet 5 of 96

52A (CFD SV)



For RF Noise

VHCORE

- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AF35 VCC11
- AF34 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AD35 VCC20
- AD34 VCC21
- AD33 VCC22
- AD32 VCC23
- AD31 VCC24
- AD30 VCC25
- AD29 VCC26
- AD28 VCC27
- AD27 VCC28
- AD26 VCC29
- AC35 VCC30
- AC34 VCC31
- AC33 VCC32
- AC32 VCC33
- AC31 VCC34
- AC30 VCC35
- AC29 VCC36
- AC28 VCC37
- AC27 VCC38
- AC26 VCC39
- AA35 VCC40
- AA34 VCC41
- AA33 VCC42
- AA32 VCC43
- AA31 VCC44
- AA30 VCC45
- AA29 VCC46
- AA28 VCC47
- AA27 VCC48
- AA26 VCC49
- Y35 VCC50
- Y34 VCC51
- Y33 VCC52
- Y32 VCC53
- Y31 VCC54
- Y30 VCC55
- Y29 VCC56
- Y28 VCC57
- Y27 VCC58
- Y26 VCC59
- V35 VCC60
- V34 VCC61
- V33 VCC62
- V32 VCC63
- V31 VCC64
- V30 VCC65
- V29 VCC66
- V28 VCC67
- V27 VCC68
- V26 VCC69
- V25 VCC70
- U35 VCC71
- U34 VCC72
- U33 VCC73
- U32 VCC74
- U31 VCC75
- U30 VCC76
- U29 VCC77
- U28 VCC78
- U27 VCC79
- U26 VCC80
- R35 VCC81
- R34 VCC82
- R33 VCC83
- R32 VCC84
- R31 VCC85
- R30 VCC86
- R29 VCC87
- R28 VCC88
- R27 VCC89
- R26 VCC90
- P35 VCC91
- P34 VCC92
- P33 VCC93
- P32 VCC94
- P31 VCC95
- P30 VCC96
- P29 VCC97
- P28 VCC98
- P27 VCC99
- P26 VCC100


CPU CORE SUPPLY

POWER CPU VIDS

SENSE LINES

SOCKET_988P
FOX_P298827-364A-01F

18A(CFD SV) (VTT)




18A(CFD SV) (VTT)

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title		ARD&CFD (POWER)	
Size	Document Number	Rev	
Custom	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	6 of 96

For Disable Auburndale Graphic
 VAXG_SENSE and VSSAXG_SENSE on Arrandale can be left as not connect.
 For Disable Auburndale Graphic
 In addition, FDI_RXN[7:0] and FDI_RXP[7:0] can be left floating on the PCH.
 FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The
 GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT
 signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).


8/12 [DVT] INTEL White Paper 0.9 Check List Request of Q55

For Disable Auburndale Graphic
 VAXG should be connected to GND when disable iGPU.





7/8 [DVT] Delete iGPU, Short to GND.

18A(CFD SV) (VTT)



18A(CFD SV) (VTT)



GRAPHICS

SENSE LINES
 VAXG_SENSE
 VSSAXG_SENSE

POWER

FDI

PEG & DMI

GRAPHICS VIDS
 GFX_VID[0]
 GFX_VID[1]
 GFX_VID[2]
 GFX_VID[3]
 GFX_VID[4]
 GFX_VID[5]
 GFX_VID[6]



DDR3 - 1.5V RAILS
 VDDQ1
 VDDQ2
 VDDQ3
 VDDQ4
 VDDQ5
 VDDQ6
 VDDQ7
 VDDQ8
 VDDQ9
 VDDQ10
 VDDQ11
 VDDQ12
 VDDQ13
 VDDQ14
 VDDQ15
 VDDQ16
 VDDQ17
 VDDQ18

1.1V

1.8V


SOCKET_988P
 FOX_PZ98827-364A-01F

7/13 [DVT] Change to 988A socket.




18A(CFD SV) (VTT)

600mA




8/12 [DVT] INTEL S3 White Paper 0.9 Update.


7/24 [DVT] INTEL S3 Power Reduction Solution.




FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	ARD&CFD (GRAPHICS POWER)		
Size	Document Number		Rev
Custom	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	7 of 96




7/13 [DVT] Change to 988A socket.




7/13 [DVT] Change to 988A socket.



PCI Express Configuration Select
 CFG0 1 : Single PEG
 0 : Bifurcation enable




CFG3 PCI Express Static Lane Reversal
 CFG3 1 : Normal Operation
 0 : Lane Numbers Reversed
 15 -> 0 , 14 -> 1 , ...




CFG4 Display Port Presence
 CFG4 1 : Disabled ; No Physical Display Port
 attached to Embedded Display Port
 0 : Enable ; An external Display Port device
 is connected to the Embedded Display Port



Place RP83 Close to So-DIMM Slot



7/8 [DVT] Support M1/M3 Common Motherboard Design



7/24 [DVT] INTEL S3 Power Reduction Solution.



2611030 PCI Express Interface May Not Meet PCI Express 2.0 Jitter Specifications

Intel has determined that the workaround (3.01K pull down to Vss on signal CFG[7]) is not robust. Intel recommends not implementing this workaround at this time (CFG[7] should not be pulled down). Intel recommends not to test for PCI-E Express 2.0 Jitter specification compliance for the affected steppings.

- 20MIL TP305 ● 1 AP25
- 20MIL TP307 ● 1 AL25
- 20MIL TP306 ● 1 AL24
- 20MIL TP308 ● 1 AL22
- 20MIL TP310 ● 1 AL33
- 20MIL TP309 ● 1 AG9
- 20MIL TP311 ● 1 M27
- 20MIL TP312 ● 1 L28
- 20MIL TP300 ● 1 G25
- 20MIL TP302 ● 1 G17
- 20MIL TP303 ● 1 E31
- 20MIL TP304 ● 1 E30

- 20MIL TP321 ● 1 CFG0
- 20MIL TP320 ● 1 CFG1
- 20MIL TP323 ● 1 CFG2
- 20MIL TP325 ● 1 CFG3
- 20MIL TP313 ● 1 AM31
- 20MIL TP315 ● 1 AN29
- 20MIL TP316 ● 1 AK32
- 20MIL TP317 ● 1 AN30
- 20MIL TP318 ● 1 AN32
- 20MIL TP353 ● 1 AJ32
- 20MIL TP354 ● 1 AJ30
- 20MIL TP355 ● 1 AK30
- 20MIL TP356 ● 1 AK30
- 20MIL TP357 ● 1 H16

- 20MIL TP284 ● 1 B19
- 20MIL TP425 ● 1 A19
- 20MIL TP288 ● 1 U9
- 20MIL TP287 ● 1 T9
- 20MIL TP290 ● 1 AC9
- 20MIL TP289 ● 1 AB9

- 20MIL TP292 ● 1 C1
- 20MIL TP291 ● 1 A3

- 20MIL TP294 ● 1 J29
- 20MIL TP293 ● 1 J28

- 20MIL TP296 ● 1 A34
- 20MIL TP295 ● 1 A33

- 20MIL TP298 ● 1 C35
- 20MIL TP297 ● 1 B35

U67E

- RSVD1
- RSVD2
- RSVD3
- RSVD4
- RSVD5
- RSVD6
- RSVD7
- RSVD8
- RSVD9
- RSVD10
- RSVD11
- RSVD12
- RSVD13
- RSVD14

- CFG[0]
- CFG[1]
- CFG[2]
- CFG[3]
- CFG[4]
- CFG[5]
- CFG[6]
- CFG[7]
- CFG[8]
- CFG[9]
- CFG[10]
- CFG[11]
- CFG[12]
- CFG[13]
- CFG[14]
- CFG[15]
- CFG[16]
- CFG[17]

- RSVD15
- RSVD16
- RSVD17
- RSVD18
- RSVD19
- RSVD20
- RSVD21
- RSVD22

- RSVD_NCTF_23
- RSVD_NCTF_24

- RSVD26
- RSVD27

- RSVD_NCTF_28
- RSVD_NCTF_29

- RSVD_NCTF_30
- RSVD_NCTF_31

SOCKET_988P
 FOX_PZ98827-364A-01F

7/13 [DVT] Change to 988A socket.

- RSVD32 AJ13 ● 1 TP238 20MIL
- RSVD33 AJ12 ● 1 TP240 20MIL
- RSVD34 AH25 ● 1 TP256 20MIL
- RSVD35 AK26 ● 1 TP241 20MIL
- RSVD36 AL26 ● 1 TP258 20MIL
- RSVD37 AR2 ● 1 TP257 20MIL
- RSVD38 AJ26 ● 1 TP260 20MIL
- RSVD39 AJ27 ● 1 TP259 20MIL
- RSVD_NCTF_40 AP1 ● 1 TP262 20MIL
- RSVD_NCTF_41 AT2 ● 1 TP261 20MIL
- RSVD_NCTF_42 AT3 ● 1 TP264 20MIL
- RSVD_NCTF_43 AR1 ● 1 TP263 20MIL


- RSVD45 AL28 ● 1 TP109 20MIL
- RSVD46 AL29 ● 1 TP193 20MIL
- RSVD47 AP30 ● 1 TP181 20MIL
- RSVD48 AL27 ● 1 TP208 20MIL
- RSVD49 AT31 ● 1 TP209 20MIL
- RSVD50 AT11 ● 1 TP211 20MIL
- RSVD51 AT32 ● 1 TP210 20MIL
- RSVD52 AP33 ● 1 TP212 20MIL
- RSVD53 AR33 ● 1 TP213 20MIL
- RSVD_NCTF_54 AT33 ● 1 TP235 20MIL
- RSVD_NCTF_55 AP35 ● 1 TP214 20MIL
- RSVD_NCTF_56 AR35 ● 1 TP236 20MIL
- RSVD_NCTF_57 AR35 ● 1 TP266 20MIL
- RSVD58 AR32 ● 1 TP265 20MIL

- RSVD_TP_59 E15 ● 1 TP237 20MIL
- RSVD_TP_60 E15 ● 1 TP239 20MIL

- RSVD62 D15 ● 1 TP328 20MIL
- RSVD63 C15 ● 1 TP329 20MIL
- RSVD64 AJ15 ● 1 TP328 20MIL
- RSVD65 AH15 ● 1 TP329 20MIL

- RSVD_TP_66 AA5 ● 1 TP331 20MIL
- RSVD_TP_67 AA4 ● 1 TP332 20MIL
- RSVD_TP_68 R8 ● 1 TP333 20MIL
- RSVD_TP_69 AD3 ● 1 TP334 20MIL
- RSVD_TP_70 AD2 ● 1 TP335 20MIL
- RSVD_TP_71 AA2 ● 1 TP336 20MIL
- RSVD_TP_72 AA1 ● 1 TP337 20MIL
- RSVD_TP_73 AG7 ● 1 TP338 20MIL
- RSVD_TP_74 AE3 ● 1 TP340 20MIL
- RSVD_TP_75






- RSVD_TP_76 V4 ● 1 TP341 20MIL
- RSVD_TP_77 V5 ● 1 TP342 20MIL
- RSVD_TP_78 J2 ● 1 TP343 20MIL
- RSVD_TP_79 AD5 ● 1 TP344 20MIL
- RSVD_TP_80 AD7 ● 1 TP347 20MIL
- RSVD_TP_81 W3 ● 1 TP348 20MIL
- RSVD_TP_82 W2 ● 1 TP349 20MIL
- RSVD_TP_83 W1 ● 1 TP350 20MIL
- RSVD_TP_84 AE5 ● 1 TP345 20MIL
- RSVD_TP_85 AD9 ● 1 TP346 20MIL




8/3 [DVT] Stuff R1582

PCI-E Port Table

Port	Function
Port1	WLAN
Port2	Ricoh R5U231
Port3	GbE LAN
Port4	ISDB-T Tuner (JP)
Port5	Mach/Tsubaki
Port6	ExpressCard/34 (PCI-E)
Port7	NC
Port8	NC



Calpella Platform - Design Guide - Addendum / Update - Rev. 1.52 (Doc #414044).). XTAL_IN should be pulled to GND via a 0ohm by default. This pull-down resistor on XTAL_IN should only be un-stuffed when 25MHz crystal is used.



FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division


Title: **PCH (PCI-E, SMBUS, CLK)**

Size: **M930 (MBX-215)**

Customer: **Rev SB**


Date: **Wednesday, August 12, 2009** | Sheet **11** of **96**

For Disable Auburndale Graphic
 In addition, FDI_RXN_[7:0] and FDI_RXP_[7:0] can be left floating on the PCH.
 FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The
 GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT
 signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).




7/8 [DVT] Delete iGPU, Leave NC.


7/31 [DVT] Add the Q7 as MOR request.



7/24 [DVT] Change R911 to 10Kohm as MOR request.



7/28 [DVT] Reserve R930 for Leakage Check




PM_SLP_ME# 1 TP171 20MIL

7/27 [DVT] Dummy the R921 for ME function support and avoid the leakage concern.
 (Optional if Intel ME FW is IntelR ME Ignition Firmware)




7/8 [DVT] Delete iGPU, Leave NC.

Calpella Platform - Design Guide - Addendum
/ Update - Rev. 1.52 (Doc #414044)..




U69D



LVDS

CRT




Digital Display Interface



7/8 [DVT] Delete iGPU, Leave NC.

ibexpeak-M
null

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title PCH (LVDS, DDI)		CCPBG - R&D Division	
Size	Document Number	Rev	
Custom	M930 (MBX-215)	SB	
Date:	Wednesday, August 12, 2009	Sheet	13 of 96





8/4 [DVT] Remove the Braidwood function.

DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH


Intel Anti-Theft Technology Disabled when Low , NC R1616 Enabled when High , Stuff R1616

Strap for Boot-BIOS (SW5)		
	GNT1# (Q37)	GNT0# (Q39)
LPC 1-4 (ON)	LOW	LOW
SPI X	Hi	Hi



7/8 [DVT] Change value from 22.6ohm to 20ohm.

Strap for PCH SPI Program (SW5)	
X	Normal Operation
2 - 3 (ON)	Programing SPI0 (U98)



Buffer to reduce loading on PLT_RST#.


USB PORT	Function
PORT-0	On Board Port
PORT-1	External Port
PORT-2	
PORT-3	ExpressCard/34 (USB)
PORT-4	External Port
PORT-5	
PORT-6	
PORT-7	
PORT-8	
PORT-9	Camera
PORT-10	IR Receiver (JP)
PORT-11	Felica
PORT-12	Wireless LAN (WiMAX)
PORT-13	Bluetooth

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division


Title: **PCH (PCI,USB,NVRAM)**

Size: Document Number
A3: **M930 (MBX-215)** Rev: **SB**


Date: Wednesday, August 12, 2009 Sheet 14 of 96







8/12 [DVT] Follow INTEL S3 Check List 0.9. (GPI)




7/24 [DVT] INTEL S3 Power Reduction Solution.



8/12 [DVT] Follow INTEL S3 Check List 0.9. (GPO)




7/8 [DVT] Delete iGPU, Delete Dummy Parts.



Default is use Internal VRM


For Disable Auburndale Graphic
GPIO27 floating as Internal VRM and there is no need external supply

3A (VCCIO)



3A (VCCIO)


For RF Noise



37mA


200mA

375mA



Default is use Internal VRM

For Disable Auburndale Graphic
GPIO27 floating as Internal VRM and there is no need external supply



POWER

VCC CORE

CRT

LVDS


HVCMOS

DMI






PCI E*



NAND / SPI

FDI



7/8 [DVT] Delete iGPU, Short to GND.
7/23[DVT] VSSA_LVDS leave NC.






FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: **PCH (VSS)**

Size: A3 Document Number: **M930 (MBX-215)** Rev: SS

Date: Wednesday, August 12, 2009 Sheet: 18 of 96



SMBUS Address: 11010010 (D2h)

For N11P , SILEGO -SLG8SP585 (1F-GSLG8SP-5800)
 For N11M , SLI -SL28748CLC (1F-GSL2874-8C00)
 Check it by Model bit0

H:100 MHz
 L:133 MHz (Default)

Frequency Select Pin (FS)

FS	CPU	Power On	SRC	SATA	DOT96	27MHz	REF
0	133MHz	Default	100MHz	100MHz	96MHz	27MHz	14.318MHz
1	100MHz						




FOXCONN HON HAI Precision Ind. Co., Ltd.
 CCPBG - R&D Division

Title: **CLOCK GEN**

Size: A3 Document Number: **M930 (MBX-215)** Rev: **SB**

Date: Wednesday, August 12, 2009 Sheet 19 of 96






 M_A_DM[0..7] 5

 M_A_DQS[7..0] 5

 M_A_DQS#[7..0] 5

 M_A_A[0..14] 5






7/28 [DVT] Reduce the BOM Q'ty for C/D.



For CFD, M3 Path common design

For ARD, M1 Path common design
Place these divider near So-DIMM0


7/8 [DVT] Support M1/M3 Common Motherboard Design

<http://laptop-motherboard-schematic.blogspot.com/>






For ARD, M1 Path common design
Place these divider near So-DIMM1




For CFD, M3 Path common design




7/8 [DVT] Support M1/M3 Common Motherboard Design


Place these Caps near So-DIMM1



For RF Noise













For RF Noise



<http://laptop-motherboard-schematic.blogspot.com/>


Delete M2 Path (Intel Revised)

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title		CCPBG - R&D Division	
SO-DIMM VREF 3/3		Rev	
Size	Document Number	Rev	
A3	M930 (MBX-215)	SB	
Date:	Wednesday, August 12, 2009	Sheet	22 of 96




ID1 (Reserve)	ID0	SKU
0	0	SLI+N11P-GE1
0	1	SLIEGO+N11M-GE1
1	0	
1	1	

ID1	ID0	SKU
0	0	M930
0	1	Reserve
1	0	Reserve
1	1	Reserve




7/15 [DVT] U23 change to MX25L1005CMI-12G.


SPI ROM (EC Firmware) (1M-Bit)



For MP, Dummy R43, C20 ,U3 ,CN30 and Stuff R775





EXTERNAL SPI ROM INTERFACE (EC)




JIG-120

+1_5V=>0.65A
 +3_3VAux=>0.275A
 +3_3V=>1.3A


7/24 [DVT] Short R677,R683,R682,R685.




Express Card Slot.



7/8 [DVT] Change the CN10 Footprint symbol for Screw PAD.



Express Card Housing.



Place near by CN11 Pin.

FOXCONN HON HAI Precision Ind. Co., Ltd.
 CCPBG - R&D Division


Title **EXPRESS CARD**

Size Document Number Rev
 A3 **M930 (MBX-215)** **SB**


Date: Wednesday, August 12, 2009 Sheet 26 of 96




WLAN Switch




7/15 [DVT] Add Test Point for L6 Test JIG. (Top-side)




7/15 [DVT] Add Test Point for L6 Test JIG. (Bot-side)




8/12 [DVT] Add Test Point for L6 Test JIG. (Top-side)




USB I/F for Wi-MAX(Kilmer Peak)





+1_5VVRUN : 330mA MAX
 Intel Puma Peak & Kilmer Peak nonsupport +1_5VVRUN









+3VVSUS : 1500mA MAX







7/13 [DVT] CN16 change to GB12501-10510-7H


TV_FPC_CONN_50P
FOX_GB12501-10510-7H




**20mA for Saturn
20mA for Diana3**



8/5 [DVT]Add EC10-EC15 for EMI Solution.





For 8059 Dummy R85 ,C150, and Stuff R84
For 8057 Dummy R84 and Stuff R85 ,C150





8/5 [DVT]Add EC16 for EMI Solution.

For 8059 Dummy R88 ,C151, and Stuff R87 ,C148
For 8057 Dummy R87 ,C148 and Stuff R88 ,C151




For 8059 Dummy R83 ,C147, and Stuff R82 ,C139
For 8057 Dummy R82 ,C139 and Stuff R83 ,C147




For 8059 Z0 version ONLY,
It's LDO Power-Up Issue workround.

For 8059 Stuff R97
For 8057 Dummy R97




For Disable EEPROM



<http://laptop-motherboard-schematic.blogspot.com/>


Dummy all when use 88E8059 (A0/Z0)



426mA Close to Chip

Place C993/C994 close as U70 pin


For 8059 Stuff R89, R90, C993, C994
For 8057 Dummy R89, R90, C993, C994



For 8057 Stuff R94, C997
For 8059 Dummy R94, C997




For 8059 Z0 version ONLY , Dummy R1003
For 8059 A0 version ONLY, Stuff R1003




Dummy all when use 88E8059 (A0/Z0)

For 8059 Dummy R96 ,C155, and Stuff R85 ,C154
For 8057 Dummy R95 ,C154 and Stuff R96 ,C155




7/17 [DVT]Change the Y6 to 25MHZ_12P_30PPM.
8/12 [DVT]Change the Y6 to E5FA25.0000F12D33.




7/8 [DVT] Change the C988, C989 CL value to 12P.


FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title	LAN (88E8057) 1/2		
Size	Document Number		Rev
Custom	M930 (MBX-215)		SB
Date	Wednesday, August 12, 2009	Sheet	29 of 96




8/10 [DVT] Change the L70 to NS692412 to improve EMI.




RJ45



7/15 [DVT] Add Test Point for L6 Test JIG. (Top-side)




7/15 [DVT] Add Test Point for L6 Test JIG. (Bot-side)




SATA HDD CONN

<http://laptop-motherboard-schematic.blogspot.com/>

FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title SATA HDD			
Size A	Document Number M930 (MBX-215)		Rev SB
Date:	Wednesday, August 12, 2009	Sheet	31 of 96



SATA ODD CONN





FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title SATA ODD			
Size	Document Number		Rev
A4	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	32 of 96


Remove Braidwood (Intel Updated and MOR confirmed)

FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title		Braidwood Connector	
Size	Document Number	Rev	
Custom	M930 (MBX-215)	SB	
Date:	Wednesday, August 12, 2009	Sheet	33 of 96

7/9 [DVT] Change C785/C786 value to 24P depends on Cystal report.



7/8 [DVT] Change Damping value to fix the OS/US issue.



MS HG-DUO CONN.


11 CLK_PCIE_CARD
11 CLK_PCIE_CARD#

11 CARD_RXP2
11 CARD_RXN2

11 CARD_TXP2
11 CARD_TXN2


14,25,27,28,29,69,70 PLT_RST#

Close to U71






35 SD_CMD
35 SD_CLK
35 SD_DATA3
35 SD_DATA2
35 SD_DATA1
35 SD_DATA0
35 SDPWV_EN
35 SD_CD#
35 SD_WP#
11 CARD_CLK_REQ#
35 SD_MS_LED#


<http://laptop-motherboard-schematic.blogspot.com/>




SROM: UDIO1
Pull-Hi: Disable
Pull-Lo: Enable (Default)



i.Link CONN.




FOXCONN HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	PCIE (MS&iLink) 1/2
Size	Document Number
Custom	M930 (MBX-215)
Date	Wednesday, August 12, 2009
Sheet	34 of 96
Rev	SB




SD POWER

SD/MS LED




7/29 [DVT] Change R391 to 100K as VEDS.




7/8 [DVT] Change Damping value to fix the OS/US issue.


SD CONN.




FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title PCIE (SD) 2/2		CCPBG - R&D Division	
Size	Document Number	Date	Rev
Custom	M930 (MBX-215)	Wednesday, August 12, 2009	SB
Date		Sheet	of
		35	96




CAMERA w/DMIC CONN.




Current Limit Switch



Felica Conn.
Felica Vdd Spec. (3.15V to 3.45V)




Current Limit Switch





7/15 [DVT] Add Test Point for L6 JIG.(Top-side)

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title Felica Connector			
Size A	Document Number M930 (MBX-215)		Rev SB
Date: Wednesday, August 12, 2009	Sheet 37	of 96	

eDP (Suzaku3 support) >> Stuff





eDP & LVDS CONNECTOR



Place C377 close to CN22, Pin10


Bluetooth CONN.



8/10 [DVT] As MOR request, Stuff the R7 Path.

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	Bluetooth Connector		
Size	Document Number		Rev
Custom	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet 39 of 96	

Co-lay




Light Sensor (EC)

11,23,46,64,76 SMB_THRM_DATA
 11,23,46,64,76 SMB_THRM_CLK
 23 ALS_INT

Switch Keyboard Matrix




Keyboard LED

Power Button




CN2
 FPC CONN_24P
 FOX_GB5RF240-1203-7H

Switch DB Conn.




<http://laptop-motherboard-schematic.blogspot.com/>




FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	Switch DB Connector		
Size	Document Number		
Custom	M930 (MBX-215)		Rev SB
Date:	Wednesday, August 12, 2009	Sheet	40 of 96

6/24 [DVT] - EC Engineer Request, for Backlit control well.




Backlit Power Conn

KBC Conn (Refer to the M780)




7/15 [DVT] Add Test Point for L6 Test JIG. (Bot-side)



7/15 [DVT] Add Test Point for L6 Test JIG. (Top-side)

FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title KB & Backlit Connector			
Size	Document Number		Rev
B	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	41 of 96




Wireless LED


Charge LED

ODD/HDD LED

<http://laptop-motherboard-schematic.blogspot.com/>




7/15 [DVT] Add Test Point for L6 Test JIG.




8/12 [DVT] Add Test Point for L6 Test JIG.

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title Status LED			
Size	Document Number		Rev
A	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	42 of 96



FOR ALPS TOUCH PAD




<http://laptop-motherboard-schematic.blogspot.com/>

Touch Pad Conn (Support Multi Touch)

7/15 [DVT] Add Test Point for L6 JIG.(Bot-side)


TP_Left Button




TP_Right Button

FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title Touch Pad			
Size	Document Number		Rev
Custom	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	43 of 96


Place C773 close to CN31 pin1~6



Direct PWM FAN




HW THERMAL PROTECTION



7/8 [DVT] Dummy the HW Thermal Protection for C/D.

VGA Thermal SENSOR W83L771AWG




7/8 [DVT] Short the 0ohm ,Change the Net Name.

- TP245
- 1 NV_THERMDP
- tpc40b_50
- TP246
- 1 NV_THERMDN
- tpc40b_50

Place Thermal-Sensor near VGA

SM bus Address :
10011000 (EC)
For W83L771AWG




<http://laptop-motherboard-schematic.blogspot.com/>

ACP and ACN connections must be make using Kelvin-sense connections

8/5 [DVT] Change PQ32 EMI Solution.

8/5 [DVT] Add EMI Solution.



Charge Current Set Table:

Charge Current	CHARGE_CTRL Voltage setting	Battery Temperature
1.5A	3.06V	
800mA(Max)	1.6V	
350mA (Min)	0.72V	
0A	0V	T > 60 °C or T < 0 °C

L ---> 120W
H ---> 90W

VREF=3.3V->VDAC
 $V_{bat} = \text{cell count} * [4V + 0.5 * (V_{adj} / V_{dac})] = 12.48V$
 $(V_{bat} = 4.2V \text{ when } V_{adj} \text{ connected to REGN})$
 $I_{charge} = (V_{srset} / V_{dac}) * (0.1 / PR15) = 1.5A$
 $I_{adapter} = (V_{acset} / V_{dac}) * (0.1 / PR4) = 4.4A$
 $IADAPT = (V_{acp} - V_{vacn}) * 20$
 Input OCP: $(V_{ACP} - V_{ACN}) / \max(PR4) = 100mV / 20m\Omega = 6.6A$
 Input OVP: 22.2V
 Input UVP: 17V
 Battery OCP: $I_{charge} * 145\%$
 Battery OVP: $V_{bat} * 104\%$
 Pre-charge: $< 2.9V / \text{cell} \implies I_{charge} / 8$
 Battery OTP: $T_{shut} = 155 \text{ degree}$
 Fsw: 300KHz
 Time that input current limit :
 $t = (C_{acop} * 2) / (18\mu A / V * V(PVCC - ACP)) = 0.48s$

ENCHG#: Enable ==> L
Disable ==> H

ACGOOD#: Vdac > 2.4V ==> L
Vdac < 2.4V ==> H


CELLS	CELL COUNT
FLOAT	2
AGND	3
VREF	4

<http://laptop-motherboard-schematic.blogspot.com/>

TABLE 1

DPPM	PWRLIMIT	Input OCP
120W	5.73A/109W	6.05A/114W
90W	4.2A/85W	4.5A/87W
		15mohm/6.6A

Battery CONN.



FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division


Title: **DCIN&Charger**

Size: Document Number



Customer: **M930 (MBX-215)**

Date: Wednesday, August 12, 2009 | Sheet 48 of 96

Rev: **SB**




<http://laptop-motherboard-schematic.blogspot.com/>



7/24 [DVT] INTEL S3 Power Reduction Solution.

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title DISCHARGE CIRCUIT			
Size	Document Number		Rev
A	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	49 of 96



Place these CAPS close to FETs

Place these CAPS close to FETs

Adjustable output of SMPS1:
 $V_{out1} = 5.05V$
 $PR204 = 10K, PR203 = P204 \times (V_{out1} / 0.7V - 1) = 61.9K\Omega$

Second Feedback :
 $V_{out_sec} = 12V, PR103 = 20K\Omega$
 $PR115 = PR103 \times (V_{out_sec} / 2V - 1) = 100K\Omega$

TON	Operating Frequency (+5VALW/+3VALW)
VCC	200KHz/300KHz
REF (OPEN)	400KHz/300KHz
GND	400KHz/500KHz

SKIP#	Operating Mode
GND	Pulse-Skipping
REF	Ultrasonic-Skip
VCC	PWM

$$L = V_{OUT} (V_{IN} - V_{OUT}) / (V_{IN} * F * LIR * I_{LOAD} (MAX))$$

$$R_{ocp} = (I_{ocp} - I_{ripple} / 2) * (10 * R_{ds} (on)) / 5u$$

$$+5VALW = ((PR186 / PR188) + 1) * V_{FB1}$$

Current limit resistor for SMPS1 :
 $I_{valley_5} = 5.775A, R_{cs_5} = R_{ds1} = 10.8m\Omega$
 $PR202 = (10 \times I_{valley_5} \times R_{cs_5}) / 5uA = 162K$

Current limit resistor for SMPS2 :
 $I_{valley_3} = 5.525A, R_{cs_3} = R_{ds2} = 10.8m\Omega$
 $PR119 = (10 \times I_{valley_3} \times R_{cs_3}) / 5uA = 162K$

<http://laptop-motherboard-schematic.blogspot.com/>

FOXCONN HON HAI Precision Ind. Co., Ltd.
 CCPBG - R&D Division

Title: **SYS Power (+3 3V/+5V)**

Size: Document Number
 A3: **M930 (MBX-215)**

Date: Wednesday, August 12, 2009 Sheet 50 of 96

Rev: **SB**

7/29 [DVT] Change PR123 to 1kOhm.

7/30 [DVT] PWM setting adjust

7/8 [DVT] OCP setting adjust

<http://laptop-motherboard-schematic.blogspot.com/>

Sense line are 18mil wide

4/23 Change the logic design for MOR request
(low enable voltage concern)




7/29 [DVT] Change PR160 to 1kOhm.

4/27 Revise the resistor divider value of PR505 and PR506.

Imax = 15A
 OCP = 20A
 Fsw = 300KHz
 Skip Mode
 $V_o = (1 + (PR187/PR208)) * 0.704 = 1.05V$
 $V_o = (1 + (PR187/(PR208/PR590))) * 0.704 = 1.1V$
 OVP => VFB * 120%
 UVP => VFB * 70%
 CF 0 1.1 V
 AR 1 1.05 V

RF = 470Kohm , 300KHz
 200Kohm , 350KHz
 100Kohm , 390KHz
 47Kohm , 450KHz

Imax = 5A
 OCP = 7A
 Fsw = 300KHz
 Skip Mode
 $V_o = (1 + (PR505/PR506)) * 0.704 = 1.05V$
 OVP => VFB * 120%
 UVP => VFB * 70%



3A


Place these CAPS close to FETS

15A

Imax = 15A
OCP = 20A
Fsw = 390KHz
Skip Mode
 $V_o = (1 + (PR156/PR151)) * 0.704 = 1.514V$
OVP => VFB * 120%
UVP => VFB * 70%


RF=470Kohm ,300KHz
200Kohm ,350KHz
100Kohm ,390KHz
47Kohm ,450KHz

7/8 [DVT] AVOID the Sequence concern, from Sus rail to ALW.



7/13 [DVT] For L6 Power Test Station usage (Top-side)

7/8 [DVT] Reserved the Power Solution.




7/13 [DVT] PR598 Loadline Fine Tune.

7/30 [DVT] PR597 Change to 16.5kOhm for IMON Adjust.

7/17 [DVT] PR565 change to 1.8kOhm, PC566 change to 0.022uF for IMON Adjust.

Valley current limit:
 $V_TIME_LIM = 0.2 \times PR561 / (PR560 + PR561) = 20.2mV$
 $I_LIM = V_TIME_LIM / Rcs = 19A$



Sense line are 18mil wide



Rcs:
 $DCR = 0.8mohm$
 $Rcs = DCR \times (PR557 + PR185) / (PR557 + PR185 + PR555) = 0.709mohm$
 Load-Line R_FBAC: Load-Line=-1.9mV/A
 $Rcs = 0.709mohm$
 $PR598 = (1.9mV/A) / (Rcs \times 400us) = 6.34K$

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title CPU Power VHCORE		CCPBG - R&D Division	
Size A3	Document Number M930 (MBX-215)	Rev SB	
Date: Wednesday, August 12, 2009	Sheet 54	of 96	

Default value of VID [6:0] = [0100100] , PSI# = 0 , PROC_DPRSLPVR = 1

Market Segment Selection MSID[2:0] = [100] (SV)

- 416056_416056_Ard_EDS_Rev.1.1
- 403779_Clarksfield_MPG_Rev1.5



7/8 [DVT] Follow the ARD/CFD EDS Setting to set as SV type.

Delete iGPU Path on DVT for Cost Down



FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title VGFX Power GFXCORE			
Size A3	Document Number M930 (MBX-215)	Date Wednesday, August 12, 2009	Rev SB
		Sheet 56 of 96	

7/29 [DVT] Change PR176 to 1kOhm.

7/8 [DVT] PWM setting adjustment

Place these CAPS close to FETs

Imax = 15A
 OCP = 20A
 Fsw = 400KHz
 Skip Mode
 $V_o = (1 + (PR550 / (PR551 / PR210))) * 0.6$
 OVP => VFB * 120%
 UVP => VFB * 70%




Recommended Power sequencing order

7/13 [DVT] Add the TP221/TP248

7/8 [DVT] PR222, PR229 Feedback Loop Adjustment

$$V_o = (1 + (PR222 / PR229)) * 0.8 = 1.05V$$



Power Control	GPIO
PWRCNTL_0	GPIO5
PWRCNTL_1	GPIO6

N11P-GE1		
PWRCNTL_0	PWRCNTL_1	GPU Voltage
0	0	0.8V (P12)
0	1	0.85V (P8)
1	0	0.95V (P0)

8/3 [DVT] Revise the Table for DVT.


N11M-GE1		
PWRCNTL_0	PWRCNTL_1	GPU Voltage
0	0	0.8V (P12)
0	1	0.85V (P8)
1	0	1.03V (P0)

FOXCONN HON HAI Precision Ind. Co., Ltd.
 CCPBG - R&D Division

Title: **VGA Power (NV VDD)**


Size: A3
 Document Number: **M930 (MBX-215)**
 Date: Wednesday, August 12, 2009

Rev: **SB**
 Sheet 57 of 96




8/3 [DVT] Change PQ44/PQ50 to IRF8736PBF.

INV CONNECTOR



FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title INV CONNECTOR			
Size	Document Number	Rev	
A3	M930 (MBX-215)	SB	
Date:	Wednesday, August 12, 2009	Sheet	60 of 96

LCDVCC Power




7/8 [DVT] Delete iGPU, Delete Dummy Parts.

7/15 [DVT] Delete U46 to fix the DISPLAY OFF function issue.


7/15 [DVT] Change R136 from 100Kohm to 10Kohm.

PANEL ID




SW1 (Panel ID)	LCDID2	LCDID1	LCDID0
CRT (No LCD)	0	0	0
EW1 (Sharp)	0	0	1
EW1 (AUO)	0	1	0
EW1 (LGD)	0	1	1
EW3 (Sharp)	1	0	0
RESERVED	1	0	1
RESERVED	1	1	0
RESERVED	1	1	1




ON:0 , OFF:1



DIS_FAN_MON# for L6 BFT Test




Data line capacitance to GND need less than 10pF, so those parts need close to HDMI connector





7/8 [DVT] Delete iGPU, Delete Dummy Parts.


<http://laptop-motherboard-schematic.blogspot.com/>





7/8 [DVT] Delete iGPU, Change the Net name.



7/8 [DVT] Delete iGPU, Delete Dummy Parts.




Semi-PnP (For Win7 ,Should be Dummy)



For EMI

7/8 [DVT] Delete iGPU, Change Net name.



7/8 [DVT] Delete iGPU, Change Net name.


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title CRT		CCPBG - R&D Division	
Size A3	Document Number M930 (MBX-215)	Date: Wednesday, August 12, 2009	Rev SB
Sheet 63		of 96	

DVDD_IO can be either 1.5V or 3.3V Resume wall power, regardless iHDMI is implemented or not. However, external codec/MDC must have the same voltage level as FCH VCCSUSHDA power.

BOM Option for ALC275 and ALC269 (Default is ALC275.)






8/10 [DVT] Delete the U215 SMB Connection.






65 HW_POP_MUTE_CODEC

23.65 HW_POP_MUTE_EC




8/10 [DVT] Reserve the R5934 for C/D as MOR request.

7/13 [DVT] Add Test Point TP327 ,TP378 ,TP380 Place near U215




7/23 [DVT] Change PH Power Plane to avoid Q90 abnormal behavior.



BOM Option for ALC275 and ALC269 (Default is ALC275.)




8/10 [DVT] Dummy U217 and C6063 for C/D as MOR request.




<http://laptop-motherboard-schematic.blogspot.com/>

<<Attention>>
For power_on/off de-pop circuit and system booting warning signal! Please System BIOS Engineer Note
1. If you want the system make warning signal after power on , please let EC_MUTE# High first.
2. When you want to exit your Bios Programming Code, please let the EC_MUTE# Low.(The programming is different from before. .)




8/10 [DVT] Add EC17 and EC19 ,EC21,EC22 for EMI Solution.




BOM Option for ALC275 and ALC269 (Default is ALC275.)



PC BEEP




8/10 [DVT] Change R5782 to 100kohm to decrease and BEEP sound level as MOR request.



If use ALC275 Codec, these parts should be NC.
 If use ALC269 Codec, these parts should be Mount.


7/13 [DVT] Add Test Point TP379



Delete Class D Amp. when implemented ALC275.

FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title		AUDIO SPEAKER AMP	
Size	Document Number	Rev	
A3	M930 (MBX-215)	SB	
Date:	Wednesday, August 12, 2009	Sheet	67 of 96


- TP114 tpc40L_50 ● 1 R_INT_SPK L+
- TP117 tpc40L_50 ● 1 R_INT_SPK L-
- TP116 tpc40L_50 ● 1 R_INT_SPK R+
- TP115 tpc40L_50 ● 1 R_INT_SPK R-





INTERNAL SPEAKER

8/10 [DVT] Reserve the L-ch parts and add R5936 for C/D as MOR request.




For Shut-down Codec Amp. power (PVDD1 and PVDD2)





FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title AUDIO SPEAKER CONNECTOR			
Size	Document Number		Rev
B	M930 (MBX-215)		SB
Date:	Wednesday, August 12, 2009	Sheet	68 of 96



Mach CONN




FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	Mini-PCIE Card(Mach)		
Size	Document Number	Rev	
A3	M930 (MBX-215)	SB	
Date:	Wednesday, August 12, 2009	Sheet	69 of 96



Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
File	VGA (PCI-E) 1/9		
Size	Document Number	Rev	
Custom	M930 (MBX-215)	SB	
Date:	Wednesday, August 12, 2009	Sheet	70 of 96

8/3 [DVT] Revise the Strap Pin value as FAEprovided for DVT Sample.
 - N11P-GE1 x0A29
 - N11M-GE1 x0A75



```

XCLK_417
0 (27M Hz)
1 (Reserved)
FB_0_BAR_SIZE
0 256MB
1 (Reserved)
SMB_ALT_ADDR
0 0x9E
1 0x9C(multi-GPU usage)
VGA_DEVICE
0 3D device(class code 302h)
1 VGA device(class code 300h)

SUB_VENDOR
0 (No vedio BIOS ROM)
1 (BIOS ROM is present)

SLOT_CLK_CFG
0 (GPU and MCH not share
a common reference clk)
1 (GPU and MCH share a
common reference clk)

PEX_PLL_EN_TERM
0 (Disable)
1 (Enable)

USER[3:0]
1000

N10x/N11x 3GIO_PADCFG[3:0]
0110

N11x PCI_DEVID[3:0]
N11P-GE1 1001b
N11M-GE1 0101b
PCI_DEVICE_IDS
N11P-GE1 (0x0A29)
N11M-GE1 (0x0A75)


ROM_SO
0001

ROM_SCLK
N11P-GE1
0010
N11M-GE1
1010

Strap2
N11P-GE1
1001
N11M-GE1
0101
  
```

```

ROM_SI
0000 64-bit Reserved
0010 64Mx16 DDR3 - 96 ball 128-bit Hynix(13-H5T01G6-3000) 15K Pull Low.
0011 64Mx16 DDR3 - 96 ball 128-bit Samsung(13-K4W1G16-3000) 20K pull Low
  
```



Logical Strap bit Mapping

Resistor values	Pull-up to VDD	Pull-down to GND
5KΩ	1000	0000
10KΩ	1001	0001
15KΩ	1010	0010
20KΩ	1011	0011
25KΩ	1100	0100
30KΩ	1101	0101
35KΩ	1110	0110
45KΩ	1111	0111

Strap Options

Physical Strapping pin	Power Rail	Logical Strapping pin3	Logical Strapping pin2	Logical Strapping pin1	Logical Strapping pin0
ROM_SI	+3VRUN	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
ROM_SO	+3VRUN	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	BGA_DEVICE
ROM_SCLK	+3VRUN	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
STRAP0	+3VRUN	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VRUN	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VRUN	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]

Refer to <GB1 Family Design Guide DG-04202-001_v02_secured>


<http://laptop-motherboard-schematic.blogspot.com/>

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division


Title: **VGA (PCI-E BUS) Strap 2/9**

Size: Document Number
 Custom: **M930 (MBX-215)** Rev: **SE**

Date: Wednesday, August 12, 2009 Sheet 71 of 96



Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
 Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.




5.59A (N11P-GE1)
2.55A (N11M-GE1)



Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.

<http://laptop-motherboard-schematic.blogspot.com/>

CMD0	0..30	31..63
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4	A2	
CMD5	A4	
CMD6	A3	
CMD7	CKE	
CMD8	CS0#	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	
CMD14	A12	A12
CMD15	RST#	RST#
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A8	A8
CMD22	A2	
CMD23	A8	A8
CMD24	A3	A3
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		
CMD29	CS0#	CS0#
CMD30	ODT	ODT




Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.



DACA	VGA-CRT	I2CA
DACA-RED	R	
DACA-GREEN	G	
DACA-BLUE	B	
DACA-HSYNC	HSYNC	
DACA-VSYNC	VSYNC	
	VGA-DDCCLK	SCL
	VGA-DDCDATA	SDA

<http://laptop-motherboard-schematic.blogspot.com/>



eDP (Suzaku3 support) >> Stuff

To eDP CONN.





7/8 [DVT] Change to NC, when support eDP stuffed.

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA(CRT/eDP) 5/9**

Size: Custom Document Number: **M930 (MBX-215)** Rev: **SB**

Date: Wednesday, August 12, 2009 Sheet 74 of 96










To HDMI CONN.

8/4 [DVT] Delete Q72 as MOR request.

Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	VGA (LVDS/HDMI) 6/9	
Size	Document Number	Rev
A3	M930 (MBX-215)	SB
Date:	Wednesday, August 12, 2009	Sheet 75 of 96




7/8 [DVT] Short 0ohm, Change Net name.

8/4 [DVT] Stuff R5705 as FAE Request.






8/4 [DVT] Change R2330/R2331 for C/D thermal sensor. (DVT Verify)

8/4 [DVT] Add Test Point for eDP.



GPIO	I/O	Internal pull low	Description
GPIO0	I	YES	
GPIO1	O	Yes	HDMI Hot Plug Detect 0 (HPD0) Active High
GPIO2	O	Yes	LCD BL Brightness(LCD0_BL_PWM) Active High
GPIO3	O	No	Panel Power(LCD0_VDD) Active High
GPIO4	O	Yes	LCD Backlight enable(LCD0_BL_EN) Active High
GPIO5	O	Yes	FOR Power Control NVDD Active High or Low
GPIO6	O	No	FOR Power Control NVDD Active High or Low
GPIO8	O	No	reserve for reset EC
GPIO9	I	No	System Power Limit Alert Input Active Low

SIGNAL	I/O	Description
I2CA_SCL I2CA_SDA	I/O	For CRT VGA I2C_Compatibal Bus Signals
I2CB_SCL I2CB_SDA	I/O	NC(for DVI I2C_Compatibal Bus Signals)
I2CC_SCL I2CC_SDA	I/O	NC(Notebook DVI I2C_Compatibal Bus Signals)
I2CS_SCL I2CS_SDA	I/O	For VGA thermal I2C_Compatibal Bus Signals. Support a direct interface to the internal temperature sensor




FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title	VGA (XTAL) 8/9
Size	Document Number
A3	M930 (MBX-215)
Date:	Wednesday, August 12, 2009
Sheet	77 of 96
Rev	SB

31.66A (N11P-GE1)
16.77A (N11M-GE1)

U2040		
N11P/N11M		
AB11	VDD_001	VDD_057
AB13	VDD_002	VDD_058
AB15	VDD_003	VDD_059
AB17	VDD_004	VDD_060
AB19	VDD_005	VDD_061
AB21	VDD_006	VDD_062
AB23	VDD_007	VDD_063
AB25	VDD_008	VDD_064
AC11	VDD_009	VDD_065
AC12	VDD_010	VDD_066
AC13	VDD_011	VDD_067
AC14	VDD_012	VDD_068
AC15	VDD_013	VDD_069
AC16	VDD_014	VDD_070
AC17	VDD_015	VDD_071
AC18	VDD_016	VDD_072
AC19	VDD_017	VDD_073
AC20	VDD_018	VDD_074
AC21	VDD_019	VDD_075
AC22	VDD_020	VDD_076
AC23	VDD_021	VDD_077
AC24	VDD_022	VDD_078
AC25	VDD_023	VDD_079
AD12	VDD_024	VDD_080
AD14	VDD_025	VDD_081
AD18	VDD_026	VDD_082
AD22	VDD_027	VDD_083
AD24	VDD_028	VDD_084
L11	VDD_029	VDD_085
L12	VDD_030	VDD_086
L13	VDD_031	VDD_087
L14	VDD_032	VDD_088
L15	VDD_033	VDD_089
L16	VDD_034	VDD_090
L17	VDD_035	VDD_091
L18	VDD_036	VDD_092
L19	VDD_037	VDD_093
L20	VDD_038	VDD_094
L21	VDD_039	VDD_095
L22	VDD_040	VDD_096
L23	VDD_041	VDD_097
L24	VDD_042	VDD_098
L25	VDD_043	VDD_099
M12	VDD_044	VDD_100
M14	VDD_045	VDD_101
M16	VDD_046	VDD_102
M18	VDD_047	VDD_103
M20	VDD_048	VDD_104
M22	VDD_049	VDD_105
M24	VDD_050	VDD_106
P11	VDD_051	VDD_107
P13	VDD_052	VDD_108
P15	VDD_053	VDD_109
P17	VDD_054	VDD_110
P19	VDD_056	VDD_111

N10P-GS
null




Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.

Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.



U204P	
N11P	
AA11	GND_22
AA12	GND_125
AA13	GND_136
AA14	GND_147
AA15	GND_158
AA16	GND_169
AA17	GND_180
AA18	GND_191
AA19	GND_193
AA2	GND_23
AA20	GND_34
AA21	GND_45
AA22	GND_56
AA23	GND_67
AA24	GND_78
AA25	GND_89
AA34	GND_100
AA5	GND_111
AA12	GND_122
AA13	GND_126
AA18	GND_127
AA16	GND_128
AB20	GND_129
AB22	GND_130
AB24	GND_131
AC9	GND_132
AD11	GND_133
AD13	GND_134
AD15	GND_135
AD17	GND_137
AD2	GND_138
AD21	GND_139
AD23	GND_140
AD25	GND_141
AD31	GND_142
AD34	GND_143
AD5	GND_144
AE11	GND_145
AE12	GND_146
AE13	GND_148
AE14	GND_149
AE15	GND_150
AE16	GND_151
AE17	GND_152
AE18	GND_153
AE19	GND_154
AE20	GND_155
AE21	GND_156
AE22	GND_157
AE23	GND_159
AE24	GND_160
AE25	GND_161
AG2	GND_162
AG31	GND_163
AG34	GND_164
AG5	GND_165
AK2	GND_166
AK31	GND_167
AK34	GND_168
AK5	GND_170
AL12	GND_171
AL15	GND_172
AL16	GND_173
AL18	GND_174
AL21	GND_175
AL24	GND_176
AL27	GND_177
AL30	GND_178
AL6	GND_179
AL9	GND_181
AN2	GND_182
AN34	GND_183
AP12	GND_184
AP15	GND_185
AP18	GND_186
AP21	GND_187
AP24	GND_188
AP27	GND_189
AP3	GND_190
AP30	GND_191
AP33	GND_192
AP6	GND_193
AP9	GND_194
B12	GND_5
B15	GND_6
B21	GND_7
B24	GND_8
B27	GND_9
B3	GND_10
B30	GND_11
B33	GND_12
BB	GND_13
B9	GND_14
C2	GND_15
C34	GND_16
E12	GND_17
E15	GND_18
E18	GND_19
E24	GND_20
E30	GND_21
E36	GND_24
E6	GND_25
E9	GND_26
E2	GND_27
F31	GND_28
F34	GND_29
F5	GND_30
J2	GND_31
J31	GND_32
J34	GND_33
J5	GND_35
L9	GND_36
M11	GND_37
M13	GND_38
M15	GND_39
M17	GND_40
M2	GND_41
M28	GND_42
M21	GND_43
M25	GND_44
M31	GND_46
M32	GND_47
M34	GND_48
M5	GND_49
N11	GND_50
N12	GND_51
N13	GND_52
N14	GND_53
N15	GND_54
N16	GND_55
N17	GND_57
N18	GND_58
N19	GND_59
N20	GND_60
N21	GND_61
N22	GND_62
N23	GND_63
N24	GND_64
N25	GND_65
P12	GND_66
P14	GND_68
P16	GND_69
P18	GND_70
P20	GND_71
P22	GND_72
P24	GND_73
R2	GND_74
R31	GND_75
R34	GND_76
T11	GND_77
T13	GND_79
T15	GND_80
T17	GND_81
T19	GND_82
T21	GND_83
T23	GND_85
T25	GND_86
U12	GND_87
U13	GND_88
U14	GND_89
U15	GND_90
U16	GND_91
U17	GND_92
U18	GND_93
U19	GND_94
U20	GND_95
U21	GND_96
U22	GND_97
U23	GND_101
U24	GND_102
U25	GND_103
V12	GND_104
V14	GND_105
V16	GND_106
V18	GND_107
V2	GND_108
V20	GND_109
V22	GND_110
V24	GND_112
V31	GND_113
V5	GND_114
V9	GND_115
Y11	GND_116
Y13	GND_117
Y15	GND_118
Y17	GND_119
Y19	GND_120
Y21	GND_121
Y23	GND_123
Y25	GND_124


FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title	VGA(POWER/GROUND) 9/9	
Size	Document Number	Rev
Custom	M930 (MBX-215)	SB
Date:	Wednesday, August 12, 2009	Sheet 78 of 96






CMD0	0..30	32..63
CMD1	RAS#	RAS#
CMD2	A5	BA1
CMD3	BA1	BA1
CMD4	A2	A4
CMD5	A4	A3
CMD6	A3	A3
CMD7	CKE	CKE
CMD8	CS0#	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	CKE
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	A2
CMD23	A8	A8
CMD24	A3	A3
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		ODT
CMD29	CS0#	CS0#
CMD30	ODT	ODT





CMD0	0..30	32..63
CMD1	RAS#	RAS#
CMD2	A5	BA1
CMD3	BA1	BA1
CMD4	BA1	A2
CMD5	BA1	A4
CMD6	BA1	A3
CMD7		CKE
CMD8		CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13		A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CE#	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	BA2
CMD23	A8	A8
CMD24	A3	
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		ODT
CMD29	CS0#	
CMD30	ODT	




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division




File: **VRAM(DDR)# 2/4**

Size	Document Number	Rev
A3	M930 (MBX-215)	SB

Date: Wednesday, August 12, 2009 Sheet 80 of 96



	0..30	32..63
CMD0	A4	RAS#
CMD1	RAS#	RAS#
CMD2	A5	BA1
CMD3	BA1	BA1
CMD4	A2	A2
CMD5	A4	A4
CMD6	A3	A3
CMD7	CKE	CKE
CMD8	CS0#	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	CKE
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	A2
CMD23	A8	A8
CMD24	A3	A3
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28	ODT	ODT
CMD29	CS0#	CS0#
CMD30	ODT	ODT




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **VRAM(DDR)# 3/4**

Size: Document Number **M930 (MBX-215)** Rev **SB**



Date: Wednesday, August 12, 2009 Sheet 81 of 96



	0..30	32..63
CMD0	A4	
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4	A2	A2
CMD5	A4	A4
CMD6	A3	A3
CMD7	A7	CKE
CMD8	A8	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	A2
CMD23	A8	A8
CMD24	A3	
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28	ODT	
CMD29	CS0#	
CMD30	ODT	



	0..30	32..63
CMD0	A4	
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4	A2	A2
CMD5	A4	A4
CMD6	A3	A3
CMD7	A7	CKE
CMD8	A8	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	A2
CMD23	A8	A8
CMD24	A3	
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28	ODT	
CMD29	CS0#	
CMD30	ODT	



FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **VRAM(DDR)# 4/4**

Size: Document Number
A3: **M930 (MBX-215)**


Date: Wednesday, August 12, 2009 Sheet 82 of 96

Rev: **SB**


Place around the VRAM U206




Place around the VRAM U207







Place around the VRAM U208



Place around the VRAM U209




PLACE 0.1UF CAPSUNDER THE MEMORY DEVICE.




PLACE 1UF CAPACITORS CLOSE TO THE MEMORY DEVICE.

Place around the VRAM U210




Place near U210

Place around the VRAM U211




Place near U211

Place around the VRAM U212







Place near U212

Place around the VRAM U213




Place near U213

PLACE 0.1UF CAPSUNDER THE MEMORY DEVICE.




PLACE 1UF CAPACITORS CLOSE TO THE MEMORY DEVICE.

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	VRAM(N11P BYPASS) 2/2	
Size	Document Number	Rev
A3	M930 (MBX-215)	SB
Date:	Wednesday, August 12, 2009	Sheet 84 of 96




8/10 [DVT] C714 Change to XSR to match VEVS/VEDS requirement.

USB/eSATA Combo




1-6" (Repeater to Connector)



7/8 [DVT] Change to E-CMOS Vendor.


LID Switch




7/28 [DVT] Reduce the BOM Q'ty for C/D.

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title Identify IC			
Size	Document Number	Rev	
A	M930 (MBX-215)	SB	
Date:	Wednesday, August 12, 2009	Sheet	86 of 96

MB PAD & Screw Hole




AMI Label (For MP Only)




7/13 [DVT] Change BOSS3/BOSS4 P/N.


7/9 [DVT] Revise BOSS5 Footprint Symbol




EMI SPRING




WLAN Module




Thermal Modul




Bluetooth Bracket




T-jet (MACH)



Audio & USB DB



CPU Plate




Switch DB


7/16 [DVT] Add M_PAD4 as ME request


7/16 [DVT] Revise M_H3 as ME design change.

Place A_C1 close to A_CN1 pin25-30




8/5 [DVT] Add EMI Solution A_EC1-3.






7/13 [DVT] Change A_CN2/A_CN3 to UB1112C-RA202-7H.





SPDIF/HP OUT






For ESD request

LED status



	Pin 1	Pin 5	LED A_SPDIF_IN#	A_HP_IN_5
HP	0	0	1 off	1
SPDIF	0	1	0 on	0
No plug	1	1	1 off	0







8/10 [DVT] Reserve the R5937 and R5938 for C/D Study.

7/17 [DVT] A_C25/A_C30 change from 2.2uF to 4.7uF to fix THD+N Issue.






Ambinet Light Sensor (TAOS)
 Slave Addr: 52h(W) , 53h(R)
 (Pin2 ,Addr Select :GND)




Power Button Conn


Power Button
 Keyboard LED
 Switch Keyboard Matrix
 Light Sensor




Switch DB Conn



8/12 [DVT] Add Test Point for L6 Test JIG.



Keyboard LED



(2009/04/21)

- P.87 {HOLE} Add Audio&USB DB PAD
- P.11 {PCH} Add R5421 PH 10Kohm to +3VALW
- P.90 {SPDIF} Revise LED Status Table

(2009/04/22)

- P.71 {VGA Strap} ROM_SI Table Revised
- P.71 {VGA Strap} Revise R5219 value to NVH_ Revise R5199 value to NVS_
- P.01 {Index} Revise M930 BOM Control Table
- P.34 {PCIE(SD)} Add R820/R817 and C868/C865 for VEDS_I/F_Memory Card
- P.34 {PCIE(SD)} Revise net name from SD_WP to SD_WP#
- P.87 {HOLE} Add CPU Plate NPTH Hole, H12, H13 ,H14 ,H15
- P.01 {Index} Add MB PCB P/N
- P.41 {Backlit Conn} Revise PWM by +5VRUN
- P.41 {Backlit Conn} Revise CN39 Pin2 as KB_PRESENCE
- P.41 {Backlit Conn} Revise R695 from 150ohm to 0ohm

(2009/04/23)

- P.91 {Ext MIC} Change A_C35,A_C36 to 4.7uF/X5R
- P.10 {PCH} Change R158 from Stuff to Dummy
- P.10 {PCH} Change R156 from 1Kohm to 0ohm
- P.51 {VTT POWER} Change design the PQ66 logic for MOR request (low enable voltage concern)
- P.09 {MCP} Change R1272 to Dummy_3.01Kohm
- P.20 {DIMM} Add CAP13_330uF for +1_5VSUS Change CAP12 100uF to 330uF

(2009/04/24)

- P.29 {LAN} Change GbE Solution to 88E8059 (7x7mm)
- P.23 {EC} Add Test Point , TP185, TP277 ,TP287

(2009/04/27)

- P.34 {PCIE(MS)} Add R1467 damping resistor for MS_CLK as FAE suggestion
- P.34 {PCIE(MS)} Dummy R76 of SDMSXD_VCC as FAE suggestion
- P.34 {PCIE(MS)} Change C540 from 1uF to 10uF as FAE suggestion
- P.28 {TV} Revised PC84 location to C85
- P.53 {SYS Power} Revised U85 location to PU18
- P.74 {Graphic} Add Net Name for U204 ,Pin AC6 ,AK8
- P.75 {Graphic} Add Net Name for U204 ,Pin AK9, AG9 ,AJ9 ,AJ8
- P.77 {Graphic} Add Net Name for U204 ,Pin AE9 ,AF9
- P.37 {Felica} Add Current Limit IC (U48) for MOR request.
- P.67 {Audio AMP} Revise the R360 and R363 from 47Kohm to 1Kohm.
- P.68 {Audio AMP} Revise the R1,R2 ,R3 ,R4 from 3.3Kohm to 8.2Kohm as MOR revised.
- P.68 {Audio AMP} Add the P_GND for AMP to isolate the AMP GND plane.
- P.28 {TV} Update Saturn information from MOR. Change Pin definition as Doraemon.
- P.43 {Touch Pad} CN6 Swap Pin Definition for ME design review w/FFC.
- P.41 {Backlit KB} CN39 Swap Pin Definition for ME design review w/FFC.
- P.30 {Transformer} Delete C811 and C812 ,Change C809 GND_TR to GND.
- P.85 {USB/eSATA} Add D15 and D16, D24 for signals ESD protection.
- P.23 {EC} Add C418/C513 (47P) for GPIOs Expander SMBus.
- P.92 {Switch DB} Add M_SW9 for ASSIST.
- P.23 {EC} Change R63/R64 from 100ohm to 0ohm.
- P.34 {PCIE(MS/SD)} Add 0ohm damping on the MS/SD bus and close to U71.
- P.51 {VTT POWER} Revise the resistor divider value of PR505 and PR506.

- P.34 {PCIE(MS/SD)} Revise the MS/SD Power Netname as MS_VDD and SD_VCC.
- P.19 {CLK GEN} Delete RP86 and use 2 resistors(R584/R595)for NV_27MHz.
- P.62 {HDMI} Delete RP46
- P.74 {Graphic} Dummy R5694/R1229, there are the PH on Page63 already.
- P.63 {CRT} Leave NC for Semi-PNP Circuit.
- P.72 {Graphic} Leave NC R5560.
- P.73 {Graphic} Leave NC R5561.
- P.77 {Graphic} Delete R5711
- P.11 {PCH} R1593 and R1594 revise to 2.2Kohm.
- P.16 {PCH Power} R823 change from 0603 to 1206 for VCCIO(3A).
- P.43 {Touch Pad} Change F9 to 1M-F10V0A1-F000 as MOR request (0.12A)
- P.43 {Touch Pad} Reserve the +3VRUN Power Source path for Synaptics.
- P.76 {Graphic} Stuff R1105 and R1106 for U204, I2C Bus.
- P.45 {FAN} Revise the Direct PWM circuit. (Refer to M860)
- P.74 {Graphic} As FAE suggestion, revised eDP to IFPD port.
- P.77 {Graphic} As FAE suggestion, revised HDMI to IFPE port.

(2009/04/28)

- P.23 {EC} Add U25 GPIOs expander and revised the GPIOs pin assignment.
- P.92 {Switch DB} Add M_SW9 ,and Change the M_CN1 Pin Assignment (KS018/KS019).
- P.40 {Switch Conn.} Change the CN2 Pin Assignment (KS018/KS019).

(2009/04/29)

- P.35 {SD} Change the C518/C522 from Y5V to X5R.
- P.28 {TV} Add the C88 and C94 for +3VRUN_CN16 ,Add C87 for +1_5VRUN_CN16 as MOR request.
- P.27 {WLAN} Delete C-Link Bus as MOR request.
- P.27 {WLAN} Dummy R17, Pin #24 is defined as NC on PumaPeak/KilmerPeak/Atheros modules. (MOR side comment)
- P.27 {WLAN} Stuff R1560 and Remove R1557 then short to GND.
- P.27 {WLAN} Leave NC U45 and C891 then add RP12 Jumper.
- P.27 {WLAN} Change D1 to BD4148FPT.
- P.27 {WLAN} Change Q5 to from FET to BJT(DTC144EUA).
- P.61 {LVDS} Add C97 for U46 Power supply.
- P.39 {BT} Change BT connector CN22 to FOX_QT510106-312H-7H.
- P.4 {MCP} Change R262 from 2.2Kohm to 4.7Kohm as MOR request.
- P.62 {HDMI} Change R504 from 2.2Kohm to 4.7Kohm as MOR request.
- P.77 {Graphic} Add PH resistor R5699 and R1232 Bus Mater of IFPF.
- P.72 {Graphic} Delete J27 pin circuit and leave NC.
- P.77 {Graphic} Add Bead/Caps for IFPE Power (+3VRUN/PEX_VDD)(HDMI).
- P.76 {Graphic} Leave NC R1779 as FAE suggestion.
- P.71 {Graphic} R577 for Strap1 revise to 35Kohm setting (0110) as FAE PUN revised. (PUN-04335-001_v08.pdf)
- P.76 {Graphic} Delete R5252 as FAE Suggestion.
- P.57 {NV_VDD} Swap PWRCNTL_0 and PWRCNTL_1 Signal.
- P.48 {DCIN&CHARGER} PR12 change from 51K to 59Kohm for 90W DPPM(4.2A)Revised.
- P.68 {SPK} Change Bead to 0ohm for FAE Suggestion.
- P.61 {LVDS} Revise PANEL_ID Table by SW Requirement.
- P.70 {Graphic} Revised the U204, Pin AG19,Pin F7 from NV_VDD33 to +3VRUN as FAE suggestion.

(2009/04/30)

- P.28 {TV} Add CN16, Pin1/Pin2 from EC control CIR module (Reset#/Wake#).
- P.23 {EC} Add CIR Control Signal(RST# and Wake#) and Swap GPIOs Pins.
- P.65 {AUDIO} Add comment when implement ALC275.
- P.67 {AUDIO} Add comment when implement ALC275.
- P.68 {AUDIO} Add comment when implement ALC275.

(2009/05/01)

- P.11 {PCH} Revise the R566/R5420 PH Power plane to +3VSUS.

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	EVT History(1)		
Size	Document Number		
Custom	M930 (MBX-215)		Rev SB
Date:	Wednesday, August 12, 2009	Sheet	93 of 96

(2009/05/04)

- P.59 {OVP} Stuff PR88 and Change PC41 to 1000pF as MOR suggestion.
- P.12 {PCH} Add the R927 for the MEPWROK Path (RUN_PWRGD) and Dummy R918. 393353_393353_Calpella_Power_Seq_Spec_Rev1.1 requirement.
- P.87 {HOLE} Add the HOLE P/N for Switch DB.

(2009/05/05)

- P.76 {Graphic} Add R2319/R2320 10Kohm PD for GPIO5 ,GPIO6.
- P.All {All} Review Test Point for the BFT/Power Test and Debug usage.

(2009/05/06)

- P.59 {OVP} Add PQ10 for EC Control to reduce SKU. (EVT evaluation usage)
- P.48 {DCIN&CHARGER} Add PQ7 for EC Control to reduce SKU. (EVT evaluation usage)
- P.23 {EC} Add R71 PD for EC_PWLRLIMIT_CTRL. (U4, Pin113)
- P.61 {LVDS} Add J2 and J3 for DIS_FAN_MON#. (BFT Test Usage)

(2009/05/07) - Pre-BOM 0.70

- P.35 {MS/SD} Change the LED4 from Side View to Front View as ME request.
- P.63 {CRT} Add R5752 for VGA_CRT_DET# for MOR Request.
- P.62 {HDMI} Change R515 and R538 from 2.2Kohm to 3.9Kohm for MOR Request.
- P.63 {CRT} Change R471 and R472 from 2.2Kohm to 3.9Kohm for MOR Request.
- P.76 {GRAPHIC} Leave NC for R2317.
- P.60 {INV Conn} Change R405 from 100Kohm to 10Kohm.
- P.41 {KB} Revise the Net name from KB_PRESENCE to KB_PRESENCE#.
- P.23 {EC} Revise the Net name from KB_PRESENCE to KB_PRESENCE#.
- P.23 {EC} Reserve the RP23 for +3VRUN Path for Touch Pad.

(2009/05/08)

- P.87 {HOLE} Revise the H1 as MERD Request
- P.92 {Switch DB} Revise the M_CN1 Pin Definition as MERD Connector Design Changed.
- P.75 {GRAPHIC} Leave NC for R1056,R1057.
- P.75 {GRAPHIC} Leave NC for R5699,R1232.

(2009/05/11)

- P.85 {USB/eSATA Combo} Add CN27A Pin1 Net Name as USB_VCC0_R.
- P.48 {DCIN&CHARGER} PCN1 Connector Pin8 and Pin9 Change NPTH to PTH Grounding usage.
- P.39 {BT} Add U1,R6,C6 for BT Module leakage protection.
- P.23 {SODIMM VREF} Delete M2 Path as Intel Update
- P.9 {MCP} Leave RP83 as NC as MOR Suggestion.
- P.4 {MCP} Revised the COMP Signals Layout Notices
- P.28 {TV} Change F12 from 1.5A to 2A (1812L200-C) as MOR Suggestion.
- P.38 {LVDS/eDP} Add the +5VRUN Power Source for eDP requirement and add the C1364,C1365,C5260
- P.10 {PCH} Add R298 the +3VALW Power for GPIO13/ GPI default usage.
- P.26 {ExpressCard} L38,L39,L40 Net Swap for Layout Routing Requirement.

(2009/05/12)

- P.87 {HOLE} Add PAD1 as MERD Request
- P.38 {LVDS/eDP} Change C1362/C1364 from 0805 to 0603.
- P.87 {HOLE} Revise the H4 as MERD Request.
- P.23 {EC} Add R55/R41 PH for GPIOs Expander SMBus.
- P.23 {EC} Add R57 PH for OVT_EC#
- P.23 {EC} Add R59 PH for KB_PRESENCE#
- P.23 {EC} Add R72 PH for EXT_INT#
- P.92 {SW DB} Revise the SW Table Description and Delete M_SW9.
- P.35 {SD} Change NET name SD_CLK to SD_CLK_R on C767.

(2009/05/13)

- P.10 {PCH} Change CN26 Symbol of RTC BAT.
- P.71 {GRAPHIC} Add N11P/N11M Device ID, 0CAF/0A75.
- P.23 {EC} Delete HARD_RST#/CIR_WAKE# and Swap GPIOs
- P.85 {USB/eSATA Combo} Add U214 SATA Reapter for Total Length Issue.
- P.23 {EC} Add EC_IADAPT for Power Current Monitor (Reserve for EVT evaluation)
- P.48 {DCIN&CHARGER} Add PR34 for EC Power Current Monitor (Reserve for EVT evaluation)
- P.48-57 {Power} Change the Power Jump 1X-JUMP000-0031 as Power RD Request.

(2009/05/14)

- P.87 {HOLE} Add the HOLE P/N H16~H19 for BAT/ODD Connector.
- P.87 {HOLE} Add the HOLE P/N H20~H23 for ExpressCard Connector.
- P.87 {HOLE} Add the HOLE P/N H24 for MB Screw.

(2009/05/15) -M930 EVT MB_ALC275_0515-1030

- P.64 {CODEC} Change Solution to ALC275 as MOR Request.
- P.90 {S/PDIF} Change A_C9/A_C10 from 1206 to 0402 as Same 0.047u/X7R/0402 (NC).
- P.77 {Graphic} As FAE suggestion, Connector U204K,pin AE7 and AD7 as IFPE_IOVDD.
- P.75 {Graphic} As FAE suggestion, Connector U204J,pin AJ8 as IFPD_IOVDD (AK8). Delete L2, C66,C5138,C5137,C5136
- P.87 {HOLE} Update A_H3, A_H4 for USB DB PAD revised as MERD Request.
- P.62 {HDMI} Delete R513 and add D25 as FAE suggestion.
- P.70 {Graphic} Add C91 for NV_VDD33 as DG_v0.4.
- P.63 {CRT} Change F2 to 6V-0.35A_1206 for MOR Request.
- P.71 {GRAPHIC} Review the Strap Table for N10x/N11x support.

(2009/05/16)

- P.48 {DCIN&CHARGER} Change PF1 to 32V-7A_1206 as PUR Suggestion.
- P.10 {PCH} Delete R302 and Change R1553 to 150ohm.
- P.17 {PCH} Add R1617 PH Resistor (NC).
- P.10 {PCH} Add R1557 for +3VRUN Jump and D23 Leave NC on EVT evaluation.
- P.48 {DCIN&CHARGER} Add PR45,PR46 for EC_VADAPT for EC Power Monitor. (Reserve for EVT evaluation)
- P.23 {EC} Add C6072 for EC_VADAPT Signal.
- P.68 {SPK} Revise the Comment for the Cable Short circuit.
- P.9 {MCP} Add NET Name for RP83, DQ_VREF0_J17 and DQ_VREF1_H17.

(2009/05/18)

- P.64 {CODEC} Add R5794/R5795 for P_GND Isolation as MOR Request.
- P.75 {GRAPHIC} Change the HDMI port to C as FAE Revised.
- P.77 {GRAPHIC} Change the HDMI port to C and Disbale the Port E.
- P.64 {CODEC} Add Q90 for Switch +5VAMP (PVDD1/PVVD2 Power Down) as MOR Request.

(2009/05/19)

- P.64 {CODEC} Revise the Thermal PAD to P_GND Isolation as MOR Request.
- P.64 {CODEC} Add some comment for Placement as MOR Request.
- P.64 {CODEC} Change C6056/C6057/C6061/C6062 as DGND to P_GND as MOR/FAE Request.
- P.64 {CODEC} Add Q90 for PVDD1/PVDD2 Power Switch when Cbale Short as MOR Request.
- P.64 {CODEC} Add C368 for S/PDIF EMI concern as FAE Suggestion.
- P.64 {CODEC} Add C6073 for DVDD as MOR Request.
- P.65 {MUTE} Revise Q15,Pin3 as AMP_PD# from MOR Request.
- P.62 {HDMI} Delete RP55/RP57/RP59/RP61 and RP72/RP73/RP74/RP75 to reduce VIAs and add the common mode filter for dGPU as MOR Request.
- P.75 {Graphic} Change IFPC port as HDMI as FAE revised.

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
EVT History(2)			
Title	Document Number		Rev
Size	M930 (MBX-215)		SB
Customer			
Date	Wednesday, August 12, 2009	Sheet	94 of 96

(2009/05/20)

- P.64 {CODEC} Change U215 HW_POP_MUTE_CODEC to Pin28 (GPIO2) as MOR Request.
- P.69 {TSUB/MACH} Add Q22 for the Module Leakage Concern as MOR Request. (Revised)
- P.62 {HDMI} Delete RP53 to avoid the Stub as MOR suggestion.
- P.45 {FAN} Reserve the R404 PH resistor.

(2009/05/21)

- P.All {All} Change/Review All the Connector to Halogen Free.
- P.95 {NV_VDD} Change the PU29 Solution to TPS51217DSCR.
- P.51 {PCH Power} Change the PU26 Solution to TPS51218DSCR.
- P.23 {EC} Revise the Model_ID Table.
- P.23 {EC} Set Model ID to N11x Default.
- P.71 {Graphic Strap} Set Strap2 to N11x Default. (Need to Change R value when used N10x.

(2009/05/22)

- P.29 {LAN} Change the GbE Solution to Co-Lay 88E8057 and 88E8059 (7mmx7mm)
- P.35 {SD} Change the SD LED4 Part.
- P.42 {Status LED} Change the LED1, LED2 ,LED3 Part.

(2009/05/23)

- P.60 {INV} Change R400 to 10Kohm and Stuff.
- P.76 {VGA} Change R2318 to Dummy.

(2009/05/23)

- P.90 {HP} Change A_C11 and A_C12 from 0.015uF to 1000pF as MOR suggestion.
- P.90 {HP} Change A_C9 and A_C10 from 0.047uF to 4700pF as MOR suggestion.

(2009/05/27)

- P.71 {VGA} Revised the N11P/M Device ID for ES Sample ONLY .
N11P-GS1 (ES) : 0A3D
N11M-GE1 (ES) : 0A7D

(2009/06/04)

- P.34 {MS} BOM Change R76 as Mount and C540 change to 1uF (1C-2B30105-K002).
- P.71 {VGA} Revised the N11P/M Device ID for ES Sample ONLY .
N11P-GS1 (ES) : 0CAD
Revised the N10x/N11x 3GPIO as 1110.

(2009/06/24)

P.23 {EC}Add 0.01uF C6078 for EC_IADAPT.
 P.23 {EC}Add R47/10Kohm for MB_FLASH_EN.
 P.41 {Backlit}EC Engineer Request, for Backlit control well (+5VALW).
 P.19 {CLK}U31 Change to SLI - E version.

(2009/07/08)

P.3 {MCP}Delete iGPU, Leave FDI BUS NC.
 P.3 {MCP}Delete iGPU, Tied the FDI_SYNC lKohm to GND.
 P.3 {MCP}Delete iGPU, Set the FDI_INT lKohm to GND.
 P.4 {MCP}Delete iGPU, Set U67, A17/A18 pin to GND.
 P.7 {MCP}Delete iGPU, Set VAXG to GND.
 P.7 {MCP}Delete iGPU, Set SENSE and Graphice VIDs as NC.
 P.9 {MCP}Support M1/M3 Path for Common Motherboard Design and Stuff RP83.
 P.11 {PCH}Change R902/R903 PH Power Rail to ALW.
 P.11 {PCH}Delete the Dummy parts and short 0ohm. Change the U69, Pin C8/H14 Net name.
 P.12 {PCH}Delete iGPU, Leave FDI BUS NC.
 P.13 {PCH}Delete iGPU, Leave LVDS/CRT/DDI BUS NC.
 P.14 {PCH}Change R308 from 22.6ohm to 20ohm to fix the USB Eye Diagram Issue.(BIOS: Long Topology)
 P.16 {PCH}Delete iGPU, Delete CA_Dummy Parts.
 P.17 {PCH}Delete iGPU, Delete CA_Dummy Parts.
 P.17 {PCH}Delete iGPU, LVDS I/F Short to GND.
 P.20 {DDR3}Support M1/M3 Common Motherboard Design
 P.21 {DDR3}Support M1/M3 Common Motherboard Design
 P.26 {ExpressCard}Short 0ohm for C/D.
 P.27 {WLAN}Dummy R1560.
 P.34 {CardReader} CN36 ,Change Damping value to fix the OS/US issue.
 P.35 {CardReader} CN29 ,Change Damping value to fix the OS/US issue.
 P.37 {Felica} C152, Change from 1206 to 0805 for Placement issue.
 P.38 {eDP/LVDS} As MOR request, Defined the NEW Pin-out.
 P.45 {FAN} Change the FAN Pin-Out Definition.
 P.45 {FAN} Drive Out the PWM by EC Directly.
 P.46 {Thermal} Dummy HW Thermal Protection G709 Function.
 P.46 {Thermal} Change the U26,Pin6 Net name.
 P.51 {VTT&PCH Power} Change OCP setting adjust PR113 to 56Kohm.
 P.52 {DDR3 Power} AVOID the Sequence concern, from Sus rail to ALW.
 P.54 {CPU VHCORE} Reserved CAP30/31 for Power Solution.
 P.54 {CPU VHCORE} PR555,PR557 Compensation Adjustments.
 P.54 {CPU VHCORE} PR569,PR575 Compensation Adjustments.
 P.55 {CPU VID} Follow the ARD/CPD EDS Setting to set as SV type.
 P.56 {VGAPower} Delete iGPU, Delete Dummy Parts.
 P.57 {VGAPower} Change OCP setting adjust PR566 to 56Kohm.
 P.57 {VGAPower} PR222, PR229 Feedback Loop Adjustment
 P.59 {OVP} Dummy the PWRLIMIT HW Control , Used the SW Monitor Proposal
 P.60 {INV} Delete iGPU, Delete Dummy Parts.
 P.61 {LVDS} Delete iGPU, Delete Dummy Parts.
 P.62 {HDMI} Delete iGPU, Delete Dummy Parts.
 P.63 {CRT} Delete iGPU, Delete Dummy Parts.
 P.64 {Audio} Change U126 from OR gate to AND gate.
 P.69 {T-JET} Add C5127 Cap.
 P.74 {VGA} Change to NC, when support eDP stuffed.
 P.74 {VGA} Short 0ohm , R2319,R2320 Change Net name.
 P.85 {LID} Change U21 to EC2648-B3-G.

(2009/07/09)

P.26 {Expresscard}Revise the CN10 Footprint symbol for Screw PAD.
 P.29 {LAN}Change the C988, C989 CL value to 12P.
 P.87 {BOSS}Revise BOSS5 Footprint Symbol
 P.35 {CardReader} U22 Change to 0553R1P11U.
 P.34 {CardReader} Change C785/C786 value to 24P depends on Crystal report.

(2009/07/13)

P.4 {MCP}Change U67 Socket to 988A(P298827-364A-01P)
 P.54 {CPU VHCORE} PR598 Loadline Fine Tune.
 P.54 {CPU VHCORE} Add TP377 for L6 Power Test Usage.
 P.89 {USB} Change A_CN2/A_CN3 to UB1112C-RA202-7H.
 P.28 {TV} CN16 change to GB12501-10510-7H
 P.87 {BOSS} Change BOSS3/BOSS4 P/N as ME request.
 P.66 {Audio} Add Test Point TP379.
 P.64 {Audio} Add Test Point TP327 ,TP378 ,TP380.
 P.60 {INV}Iopins (CN40) and 6 Pins (CN5) Inverter Connector Co-Lay for eDP support.
 P.57 {VGAPower} Add the TP221/TP248.

(2009/07/15)

P.10 {PCH}Change U98 to MX25L3205DM2I-12G.
 P.61 {LVDS} Delete U46 to fix the DISPLAY OFF function issue.
 P.61 {LVDS} Change R136 from 100Kohm to 10Kohm.
 P.24 {SPT} U23 change to MX25L1005CMI-12G.

(2009/07/17)

P.91 {Audio} A_C25/A_C30 change from 2.2uF to 4.7uF to fix crosstalk issue.
 P.59 {OVP} PR167 change to 26.lKohm, PR169 change to 80.6Kohm ,PR171 change to 18.2Kohm for OVP Adjust.
 P.54 {CPU VHCORE}PR565 change to 1.8Kohm, PC566 change to 0.022uF for IMON Adjust.
 P.87 {HOLE}Revise M_H3 as ME design change.
 P.87 {HOLE}Add M_PAD4 as ME request.
 P.29 {LAN} Change the Y6 to 25MHZ_12P_30PPM.
 P.23 {EC}C26/C27 change to 18pF.

(2009/07/23)

P.87 {HOLE}Change R342 PH Power Plane to avoid Q90 abnormal behavior.
 P.17 {PCH} VSSA_LVDS leave NC.
 P.26 {ExpressCard} Add R345 for MOR request. (Reserve)

(2009/07/24)

P.4 {MCP}Change R1261 to Stuff as MOR request.
 P.4 {MCP}INTEL S3 Power Reduction Solution Implement.
 P.7 {MCP}INTEL S3 Power Reduction Solution Implement.
 P.9 {MCP}INTEL S3 Power Reduction Solution Implement.
 P.15 {PCH}INTEL S3 Power Reduction Solution Implement.
 P.49 {Discharge} INTEL S3 Power Reduction Solution Implement.
 P.52 {DDR3 Power} INTEL S3 Power Reduction Solution Implement.
 P.12 {PCH}Change R911 to 10Kohm as MOR request.
 P.4 {MCP}RP81, RP82 change to Array for C/D.
 P.26 {ExpressCard}Short R677,R683,R682,R685 0ohm for C/D.

(2009/07/27)

P.12 {PCH}Dummy the R921 for ME function support and avoid the leakage concern.

(2009/07/28)

P.79 {VRAM} U207 ,Data Pin Swap
 P.80 {VRAM} U208 ,Data Pin Swap
 P.81 {VRAM} U211 ,Data Pin Swap
 P.82 {VRAM} U212 ,Data Pin Swap
 P.15 {PCH}RP90, RP95 ,RP96 for Reduce BOM Q'ty.
 P.10 {PCH}RP93, RP94 for Reduce BOM Q'ty.
 P.20 {DDR3}RP91 for Reduce BOM Q'ty.
 P.23 {EC}RP92 for Reduce BOM Q'ty.
 P.86 {Identify IC}PR125 for Reduce BOM Q'ty.
 P.12 {PCH}Reserve R930 for Leakage Check.
 P.7 {MCP}INTEL S3 Power Reduction Solution Implement Revised.
 P.49 {Discharge} INTEL S3 Power Reduction Solution Implement Revised.

(2009/07/29)

P.35 {CardReader} Change R391 to 100K as VEDS.
 P.27 {WLAN}Short R20.
 P.49 {Discharge} INTEL S3 Power Reduction Solution Implement Revised.
 P.51 {VTT&PCH Power} Change PR123 to lKohm
 P.51 {VTT&PCH Power} Change PR160 to lKohm (NC)
 P.57 {VGAPower} Change PR176 to lKohm (NC)
 P.20 {DDR3} INTEL S3 Power Reduction Solution Implement Revised.
 P.21 {DDR3} INTEL S3 Power Reduction Solution Implement Revised.

(2009/07/30)

P.51 {VTT&PCH Power} Change PR44 to 2.2ohm.
 P.52 {DDR3 Power} Add PR41 and PC42 for PWM Setting.
 P.57 {VGAPower} PR70 Change to 2.2ohm for PWM setting.
 P.57 {VGAPower} Add PR163 and PC133 for PWM Setting.
 P.54 {CPU VHCORE} Change PR597 to 16.5Kohm for IMON Fine Tune.
 P.48 {DCIN&CHARGER} Delete PR657.

(2009/07/31)

P.12 {PCH}Add Q7 as MOR request.

(2009/08/03)

P.09 {MCP} Stuff R1582.
 P.27 {WLAN}Reserve R22 for MOR request.
 P.74 {VGA} Revise the Strap Pin value as FAEprovided for DVT Sample.
 - N11P-GE1 x0A29
 - N11M-GE1 x0A75
 P.53 {+1.8V SYSPower}Fine tune RC (PR585/PC250) const. for NVVDD Sequence Request.
 P.64 {Audio} Reserve the ALC275/ALC269 BOM Mount Option.
 P.57 {VGAPower} Set the P-state for N11P-GE1/N11M-GE1 QS Sample Requirement.
 P.53 {+1.8V SYSPower}Change PR587 set the Vo value.
 P.58 {Other Power}Change PQ44/PQ50 to IRF8736PBF.

(2009/08/04) - Pre-BOM 8.00

P.60 {INV} Delete R687 and R684 as MOR request.
 P.76 {VGA} Add Test Point for eDP.
 P.76 {VGA} Change R2330/R2331 for C/D thermal sensor.(DVT Verify)
 P.75 {VGA} Delete Q72 as MOR request.
 P.14 {PCH} Remove Braidwood (Intel Updated and MOR confirmed)
 P.33 {Braidwood} Remove Braidwood (Intel Updated and MOR confirmed)

(2009/08/05)

P.76 {VGA} Stuff R5705 as FAE Request.
 P.35 {CardReader}Dummy C767 and Change R1465 to 33ohm.
 P.48 {DCIN&CHARGER} Add EC6-9 for EMI Solution.
 P.29 {LAN} Add EC10-16 for EMI Solution.
 P.88 {DB Connector} Add A_EC1-3 for EMI Solution.
 P.91 {Audio} Add A_D5 for EMI Solution.
 P.48 {DCIN&CHARGER} Change PQ32 EMI Solution.

(2009/08/10)

P.30 {LAN} Change the L70 to NS692412 to improve EMI.
 P.64 {Audio}Add EC17 and EC19 ,EC21,EC22 for EMI Solution.
 P.64 {Audio} Change R5782 to 100kohm to decrease and BEEP sound level as MOR request.
 P.64 {Audio} Dummy U217 and C6063 for C/D as MOR request.
 P.64 {Audio} Reserve the R5934 for C/D as MOR request.
 P.64 {Audio} Delete the U215 SMB Connection.
 P.65 {Audio} Add the comment for " If use ALC269 Codec, these parts should be Mount."
 P.68 {Audio} Reserve the L-ch parts and add R5936 for C/D as MOR request.
 P.85 {USB} C714 Change to X5R to match VEVS/VEDS requirement.
 P.26 {ExpressCard}Add R636 for MOR request. (Reserve)
 P.39 {BT} As MOR request, Stuff the R7 Path.
 P.39 {BT}As MOR request, Add R5939 for Clock.

(2009/08/12)

P.4 {MCP}Stuff R5926 to avoid the Q73 Floating.
 P.7 {MCP} Add R1561 0ohm and change C6080 to 0.01uF as INTEL update.
 P.7 {MCP}INTEL White Paper0.9 Check List Request of Q55.
 P.15 {PCH}Add R934 ,Follow INTEL S3 Check List 0.9. (GPO)
 P.52 {DDR3 Power} Change PR39 for PWM Setting.
 P.58 {Other Power}Dummy PQ44 to IRF8736PBF.
 P.29 {LAN} Change the Y6 to E5FA25.0000F1D233.

