

**Schematics Page Index (Title / Revision / Change Date)**

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Index page	1.0	09'02'26	36	EXPRESS CARD	1.0	09'02'26
02	Block Diagram	1.0	09'02'26	37	Marvell GLAN(88E8057)	1.0	09'02'26
03	Penryn(HOST BUS) 1/3	1.0	09'02'26	38	Audio (CODEC & POWER)	1.0	09'02'26
04	Penryn(HOST BUS) 2/3	1.0	09'02'26	39	Audio (HP)	1.0	09'02'26
05	Penryn (Power/Gnd) 3/3	1.0	09'02'26	40	Audio (SPKR)	1.0	09'02'26
06	CLOCK GEN	1.0	09'02'26	41	Audio (MUTE)	1.0	09'02'26
07	Cantiga (HOST) 1/7	1.0	09'02'26	42	Audio+USB MB CONN	1.0	09'02'26
08	Cantiga (DMI) 2/7	1.0	09'02'26	43	FAN/Thermal	1.0	09'02'26
09	Cantiga (GRAPHIC) 3/7	1.0	09'02'26	44	PCI (PCI BUS)	1.0	09'02'26
10	Cantiga (DDR2) 4/7	1.0	09'02'26	45	PCI ( ILINK&MS&SD)	1.0	09'02'26
11	Cantiga (POWER,VCC) 5/7	1.0	09'02'26	46	CAMERA/Int MIC.	1.0	09'02'26
12	Cantiga (VCC CORE) 6/7	1.0	09'02'26	47	Felica & Modem	1.0	09'02'26
13	Cantiga (VSS) 7/7	1.0	09'02'26	48	USB2.0	1.0	09'02'26
14	DDR2(SO-DIMM_0) 1/2	1.0	09'02'26	49	Bluetooth	1.0	09'02'26
15	DDR2(SO-DIMM_1) 2/2	1.0	09'02'26	50	LED & T/P & LID	1.0	09'02'26
16	VGA (PCI-E) 1/6	1.0	09'02'26	51	Power Board MB CONN	1.0	09'02'26
17	VGA (Strap) 2/6	1.0	09'02'26	52	HOLE	1.0	09'02'26
18	VGA (I/O) 3/6	1.0	09'02'26	53	Power Design Diagram	1.0	09'02'26
19	VGA (Memory BUS) 4/6	1.0	09'02'26	54	DCIN&Charger	1.0	09'02'26
20	VGA (LVDS) 5/6	1.0	09'02'26	55	SYS Power (+3_3V/+5V)	1.0	09'02'26
21	VGA (Power) 6/6	1.0	09'02'26	56	SYS Power(+1_5V/+1_05V)	1.0	09'02'26
22	VRAM (GDDR3) 1/2	1.0	09'02'26	57	DDR2 Power(+1_8V/+0_9V)	1.0	09'02'26
23	VRAM (BYPASS) 2/2	1.0	09'02'26	58	CPU_Vcore---ISL6266A	1.0	09'02'26
24	CRT	1.0	09'02'26	59	Others power plane	1.0	09'02'26
25	LVDS	1.0	09'02'26	60	OVP protection	1.0	09'02'26
26	HDMI	1.0	09'02'26	61	VGA Power(ATI VDD)	1.0	09'02'26
27	ICH9-M (PCI/USB) 1/5	1.0	09'02'26	62	Audio+USB DB CONN	1.0	09'02'26
28	ICH9-M (LPC,IDE,SATA) 2/5	1.0	09'02'26	63	Audio (HP, MIC Jack)	1.0	09'02'26
29	ICH9-M (GPIO) 3/5	1.0	09'02'26	64	Power Board DB & CONN	1.0	09'02'26
30	ICH9-M (POWER) 4/5	1.0	09'02'26	65	USB DB	1.0	09'02'26
31	ICH9-M (GND) 5/5	1.0	09'02'26	66	History (1)	1.0	09'02'26
32	SATA HDD/ODD	1.0	09'02'26	67	History (2)	1.0	09'02'26
33	EC+KBC (WPCE775L)	1.0	09'02'26	68	History (3)	1.0	09'02'26
34	Flash ROM/SPI	1.0	09'02'26	69	History (4)	1.0	09'02'26
35	Half Mini Card	1.0	09'02'26	70			

**Project Code & Schematics Subject:** M850 Main Board 8L

**PCB P/N:** 1P-0094J00-8011 (IRIS)  
1P-0094500-8011 (HANNSTAR)

**A+U/B P/N:** 1P-1094J01-8011 (IRIS)  
1P-1094501-8011 (HANNSTAR)


**P/B P/N:** 1P-1094J00-8011 (IRIS)  
1P-1094500-8011 (HANNSTAR)

P. Leader	Check by	Design by
<b>FOXCONN</b> HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Title: Index Page		
Size: Custom	Document Number: M850-1-01	Rev: 1.0
Date: Wednesday, April 08, 2009	Sheet: 1 of	69

# M851(Montevina + M92-S2 XT)


AT\_ External Graphic

<b>TI CHARGER</b> BQ24751 P.54	
OUTPUTS	
DC_IN	BT+
	DCBATOUT
<b>SYSTEM DC/DC</b> TPS51125RGER P.55	
INPUTS	
OUTPUTS	
DCBATOUT	+5VALW
	+5VALW_LDO
	+3VALW
	+ECVCC
	+15V_R1W
<b>SYSTEM DC/DC</b> SC411 P.56	
INPUTS	
OUTPUTS	
DCBATOUT	+1_5VRUN
	+1_05VM
<b>SYSTEM DC/DC</b> TPS51116RGER P.57	
INPUTS	
OUTPUTS	
DCBATOUT	+1_8VSUS
	+0_9VSUS
<b>CPU DC/DC</b> ISL6262A P.58	
INPUTS	
OUTPUTS	
DCBATOUT	VHCORE
<b>SYSTEM DC/DC</b> APL5913 P.61	
INPUTS	
OUTPUTS	
+1_5VRUN	PEX_VDD
<b>SYSTEM DC/DC</b> SC411MLTRT P.70	
INPUTS	
OUTPUTS	
DCBATOUT	AT_VDD






Place close to CPU







Layout Note:  
Zo=55 ohm, 0.5"  
max for GTLREF.

Layout Note:  
Comp0,2 connect with Zo=27.4 ohm, make trace  
length shorter then 0.5". Width=18mil(MS)  
Comp1,3 connect with Zo=55 ohm, make trace  
length shorter then 0.5". Width=5mil(MS)





Route the TEST3 and TEST5 signals  
through a ground referenced Zo =  
55-ohm trace that ends in a via  
that is near a GND via and is  
accessible through an oscilloscope  
connection. TEST4 and TEST6 and  
TEST7 pins can be left NC.





U26C	VHCORE	VHCORE
A7	VCC[001]	VCC[068]
A9	VCC[002]	VCC[069]
A10	VCC[003]	VCC[070]
A12	VCC[004]	VCC[071]
A13	VCC[005]	VCC[072]
A15	VCC[006]	VCC[073]
A17	VCC[007]	VCC[074]
A18	VCC[008]	VCC[075]
A20	VCC[009]	VCC[076]
B7	VCC[010]	VCC[077]
B9	VCC[011]	VCC[078]
B10	VCC[012]	VCC[079]
B12	VCC[013]	VCC[080]
B14	VCC[014]	VCC[081]
B15	VCC[015]	VCC[082]
B17	VCC[016]	VCC[083]
B18	VCC[017]	VCC[084]
B20	VCC[018]	VCC[085]
C9	VCC[019]	VCC[086]
C10	VCC[020]	VCC[087]
C12	VCC[021]	VCC[088]
C13	VCC[022]	VCC[089]
C15	VCC[023]	VCC[090]
C17	VCC[024]	VCC[091]
C18	VCC[025]	VCC[092]
D9	VCC[026]	VCC[093]
D10	VCC[027]	VCC[094]
D12	VCC[028]	VCC[095]
D14	VCC[029]	VCC[096]
D15	VCC[030]	VCC[097]
D17	VCC[031]	VCC[098]
D18	VCC[032]	VCC[099]
E7	VCC[033]	VCC[100]
E9	VCC[034]	VCC[101]
E10	VCC[035]	VCC[102]
E12	VCC[036]	VCC[103]
E13	VCC[037]	VCC[104]
E15	VCC[038]	VCC[105]
E17	VCC[039]	VCC[106]
E18	VCC[040]	VCC[107]
E20	VCC[041]	VCC[108]
F7	VCC[042]	VCC[109]
F9	VCC[043]	VCC[110]
F10	VCC[044]	VCC[111]
F12	VCC[045]	VCC[112]
F13	VCC[046]	VCC[113]
F15	VCC[047]	VCC[114]
F17	VCC[048]	VCC[115]
F18	VCC[049]	VCC[116]
F20	VCC[050]	VCC[117]
AA7	VCC[051]	VCC[118]
AA9	VCC[052]	VCC[119]
AA10	VCC[053]	VCC[120]
AA12	VCC[054]	VCC[121]
AA13	VCC[055]	VCC[122]
AA15	VCC[056]	VCC[123]
AA17	VCC[057]	VCC[124]
AA18	VCC[058]	VCC[125]
AA20	VCC[059]	VCC[126]
AB9	VCC[060]	VCC[127]
AC10	VCC[061]	VCC[128]
AB10	VCC[062]	VCC[129]
AB12	VCC[063]	VCC[130]
AB14	VCC[064]	VCC[131]
AB15	VCC[065]	VCC[132]
AB17	VCC[066]	VCC[133]
AB18	VCC[067]	VCC[134]










CPU\_VCCA---->0.13A  
 CPU\_VCCP---->4.5A  
 CPU\_VCC---->47A







Layout Note: Route VCCSENSE & VSSSENSE traces at 27.4 Ohms with 25 mil spacing to other signals. Place PU and PD within 1 inch of CPU.

Outer width=18 mil spacing=7 mil  
 Inner width=14 mil spacing=7 mil  
 Length match < 25 mil

U26D	VHCORE	VHCORE
A4	VSS[001]	VSS[082]
A8	VSS[002]	VSS[083]
A11	VSS[003]	VSS[084]
A14	VSS[004]	VSS[085]
A16	VSS[005]	VSS[086]
A19	VSS[006]	VSS[087]
A23	VSS[007]	VSS[088]
AF2	VSS[008]	VSS[089]
B6	VSS[009]	VSS[090]
B8	VSS[010]	VSS[091]
B11	VSS[011]	VSS[092]
B13	VSS[012]	VSS[093]
B16	VSS[013]	VSS[094]
B19	VSS[014]	VSS[095]
B21	VSS[015]	VSS[096]
B24	VSS[016]	VSS[097]
C5	VSS[017]	VSS[098]
C8	VSS[018]	VSS[099]
C11	VSS[019]	VSS[100]
C14	VSS[020]	VSS[101]
C16	VSS[021]	VSS[102]
C19	VSS[022]	VSS[103]
C2	VSS[023]	VSS[104]
C22	VSS[024]	VSS[105]
C25	VSS[025]	VSS[106]
D1	VSS[026]	VSS[107]
D4	VSS[027]	VSS[108]
D8	VSS[028]	VSS[109]
D11	VSS[029]	VSS[110]
D13	VSS[030]	VSS[111]
D16	VSS[031]	VSS[112]
D19	VSS[032]	VSS[113]
D23	VSS[033]	VSS[114]
D26	VSS[034]	VSS[115]
E3	VSS[035]	VSS[116]
E6	VSS[036]	VSS[117]
E8	VSS[037]	VSS[118]
E11	VSS[038]	VSS[119]
E14	VSS[039]	VSS[120]
E16	VSS[040]	VSS[121]
E19	VSS[041]	VSS[122]
E21	VSS[042]	VSS[123]
E24	VSS[043]	VSS[124]
F5	VSS[044]	VSS[125]
F8	VSS[045]	VSS[126]
F11	VSS[046]	VSS[127]
F13	VSS[047]	VSS[128]
F16	VSS[048]	VSS[129]
F19	VSS[049]	VSS[130]
F2	VSS[050]	VSS[131]
F25	VSS[051]	VSS[132]
G4	VSS[052]	VSS[133]
G1	VSS[053]	VSS[134]
G23	VSS[054]	VSS[135]
G26	VSS[055]	VSS[136]
H3	VSS[056]	VSS[137]
H6	VSS[057]	VSS[138]
H21	VSS[058]	VSS[139]
H24	VSS[059]	VSS[140]
J2	VSS[060]	VSS[141]
J5	VSS[061]	VSS[142]
J22	VSS[062]	VSS[143]
J25	VSS[063]	VSS[144]
K1	VSS[064]	VSS[145]
K4	VSS[065]	VSS[146]
K23	VSS[066]	VSS[147]
K26	VSS[067]	VSS[148]
L3	VSS[068]	VSS[149]
L6	VSS[069]	VSS[150]
L21	VSS[070]	VSS[151]
L24	VSS[071]	VSS[152]
M2	VSS[072]	VSS[153]
M5	VSS[073]	VSS[154]
M22	VSS[074]	VSS[155]
M25	VSS[075]	VSS[156]
N1	VSS[076]	VSS[157]
N4	VSS[077]	VSS[158]
N23	VSS[078]	VSS[159]
N26	VSS[079]	VSS[160]
P3	VSS[080]	VSS[161]
	VSS[081]	VSS[162]
	VSS[163]	VSS[163]











Clock Request	Clock Request Function
CR#A	SATACLKREQ#
CR#B	NC
CR#C	NC
CR#D	NC
CR#E	MINI_CARD_DET#
CR#F	EXPRESS_CLK_DET#
CR#G	MCH_CLK_REQ#
CR#H	NC

**FSB Frequency Table:**










FSLC	FSLB	FSLA	CPU	SRC	PCI
0	0	0	266.66	100	33
0	0	1	133.33	100	33
0	1	0	200	100	33
0	1	1	166.66	100	33
1	0	0	333.33	100	33
1	0	1	100	100	33
1	1	0	400	100	33





MCH_CFG_0-2 FSB Frequency	000 = FSB1066 ; 010 = FSB800; 011 = FSB667 ; Others = Reserved
MCH_CFG_3-4	Reserved
MCH_CFG_5 DMI X2 Select	Low = DMI X2 High = DMI X4 (Default)
MCH_CFG_6 ITPM Host Interface	Low = The ITPM Host Interface is enabled2 High = The ITPM Host Interface is disabled (default)
MCH_CFG_7 Intel Management Engine Crypto Strap	Low = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel Management Engine Crypto TLS cipher suite with confidentiality (default)
MCH_CFG_8	Reserved
MCH_CFG_9 PCIe Graphics Lane	Low = Reverse Lane High = Normal operation (default)
MCH_CFG_10 PCIe Loopback enable	Low = Enabled3 High = Disabled (default)
MCH_CFG_11	Reserved
MCH_CFG_12 ALLZ	Low = ALLZ mode enabled3 High = Disabled (default)
MCH_CFG_13 XOR	Low = XOR mode enabled3 High = Disabled (default)
MCH_CFG_14-15	Reserved
MCH_CFG_16 FSB Dynamic ODT	Low = Dynamic ODT disabled High = Dynamic ODT enabled (default)
MCH_CFG_17-18	Reserved
MCH_CFG_19 DMI Lane Reversal	Low = Normal operation (Default): Lane Numbered in Order High = Reverse Lanes DMI x4 mode [(G)MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [(G)MCH->ICH]: (3->0, 2->1)
MCH_CFG_20 Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	Low = Only digital display port (SDVO/DP/iHDMI) or PCIe is operational (default) High = Digital display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via the PEG port

- U32B**
- M36 M36
  - N36 N36
  - R33 R33
  - T33 T33
  - AH9 AH9
  - AH10 AH10
  - AH12 AH12
  - AH13 AH13
  - K12 K12
  - AL34 AL34
  - AK34 AK34
  - AN35 AN35
  - AM35 AM35
  - T24 T24
  - B31 B31
  - B2 B2
  - M1 M1
  - AY21 AY21
  - BG23 BG23
  - BF23 BF23
  - BH18 BH18
  - BF18 BF18




**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division

**Cantiga (DMI) 2/7**

Size: M850-1-01  
Rev: 1.0  
Date: Thursday, July 09, 2009  
Sheet: 8 of 69





14 M\_A\_DQ[63.0]

M_A DQ0	AJ38	SA_DQ_0
M_A DQ1	AJ41	SA_DQ_1
M_A DQ2	AN38	SA_DQ_2
M_A DQ3	AM38	SA_DQ_3
M_A DQ4	AJ36	SA_DQ_4
M_A DQ5	AJ40	SA_DQ_5
M_A DQ6	AM44	SA_DQ_6
M_A DQ7	AM42	SA_DQ_7
M_A DQ8	AN43	SA_DQ_8
M_A DQ9	AN44	SA_DQ_9
M_A DQ10	AL40	SA_DQ_10
M_A DQ11	AT38	SA_DQ_11
M_A DQ12	AN41	SA_DQ_12
M_A DQ13	AN39	SA_DQ_13
M_A DQ14	AL44	SA_DQ_14
M_A DQ15	AL42	SA_DQ_15
M_A DQ16	AV39	SA_DQ_16
M_A DQ17	AY44	SA_DQ_17
M_A DQ18	BA40	SA_DQ_18
M_A DQ19	BD43	SA_DQ_19
M_A DQ20	AV41	SA_DQ_20
M_A DQ21	AY43	SA_DQ_21
M_A DQ22	BB41	SA_DQ_22
M_A DQ23	BC40	SA_DQ_23
M_A DQ24	AY37	SA_DQ_24
M_A DQ25	BD38	SA_DQ_25
M_A DQ26	AV37	SA_DQ_26
M_A DQ27	AT36	SA_DQ_27
M_A DQ28	AV38	SA_DQ_28
M_A DQ29	BB38	SA_DQ_29
M_A DQ30	AV36	SA_DQ_30
M_A DQ31	AW36	SA_DQ_31
M_A DQ32	BD13	SA_DQ_32
M_A DQ33	AU11	SA_DQ_33
M_A DQ34	BC11	SA_DQ_34
M_A DQ35	BA12	SA_DQ_35
M_A DQ36	AU13	SA_DQ_36
M_A DQ37	AV13	SA_DQ_37
M_A DQ38	BD12	SA_DQ_38
M_A DQ39	BC12	SA_DQ_39
M_A DQ40	BB9	SA_DQ_40
M_A DQ41	BA9	SA_DQ_41
M_A DQ42	AL10	SA_DQ_42
M_A DQ43	AV9	SA_DQ_43
M_A DQ44	BA11	SA_DQ_44
M_A DQ45	BD9	SA_DQ_45
M_A DQ46	AY8	SA_DQ_46
M_A DQ47	BAG	SA_DQ_47
M_A DQ48	AV5	SA_DQ_48
M_A DQ49	AV7	SA_DQ_49
M_A DQ50	AT9	SA_DQ_50
M_A DQ51	AN8	SA_DQ_51
M_A DQ52	AU5	SA_DQ_52
M_A DQ53	AU6	SA_DQ_53
M_A DQ54	AT5	SA_DQ_54
M_A DQ55	AN10	SA_DQ_55
M_A DQ56	AM11	SA_DQ_56
M_A DQ57	AM5	SA_DQ_57
M_A DQ58	AJ9	SA_DQ_58
M_A DQ59	AN8	SA_DQ_59
M_A DQ60	AN12	SA_DQ_60
M_A DQ61	AM13	SA_DQ_61
M_A DQ62	AJ11	SA_DQ_62
M_A DQ63	AJ12	SA_DQ_63

CANTIGA

DDR SYSTEM MEMORY A

SA_BS_0	BD21	M_A_BS0	14
SA_BS_1	BG18	M_A_BS1	14
SA_BS_2	AT25	M_A_BS2	14
SA_RAS#	BB20	M_A_RAS#	14
SA_CAS#	BD20	M_A_CAS#	14
SA_WE#	AY20	M_A_WE#	14
SA_DM_0	AM37	M_A_DM0	14
SA_DM_1	AT41	M_A_DM1	14
SA_DM_2	AY41	M_A_DM2	14
SA_DM_3	AU39	M_A_DM3	14
SA_DM_4	BB12	M_A_DM4	14
SA_DM_5	AY6	M_A_DM5	14
SA_DM_6	AT7	M_A_DM6	14
SA_DM_7	AJ5	M_A_DM7	14
SA_DQS_0	AJ44	M_A_DQS0	14
SA_DQS_1	AT44	M_A_DQS1	14
SA_DQS_2	BA43	M_A_DQS2	14
SA_DQS_3	BC37	M_A_DQS3	14
SA_DQS_4	AW12	M_A_DQS4	14
SA_DQS_5	BC8	M_A_DQS5	14
SA_DQS_6	AU8	M_A_DQS6	14
SA_DQS_7	AM7	M_A_DQS7	14
SA_DQS#_0	AJ43	M_A_DQS#0	14
SA_DQS#_1	AT43	M_A_DQS#1	14
SA_DQS#_2	BA44	M_A_DQS#2	14
SA_DQS#_3	BD37	M_A_DQS#3	14
SA_DQS#_4	AY12	M_A_DQS#4	14
SA_DQS#_5	BD8	M_A_DQS#5	14
SA_DQS#_6	AU9	M_A_DQS#6	14
SA_DQS#_7	AM8	M_A_DQS#7	14
SA_MA_0	BA21	M_A_A0	14
SA_MA_1	BC24	M_A_A1	14
SA_MA_2	BG24	M_A_A2	14
SA_MA_3	PH24	M_A_A3	14
SA_MA_4	BG25	M_A_A4	14
SA_MA_5	BA24	M_A_A5	14
SA_MA_6	BD24	M_A_A6	14
SA_MA_7	BG27	M_A_A7	14
SA_MA_8	BF25	M_A_A8	14
SA_MA_9	AW24	M_A_A9	14
SA_MA_10	BC21	M_A_A10	14
SA_MA_11	BG26	M_A_A11	14
SA_MA_12	BH26	M_A_A12	14
SA_MA_13	BH17	M_A_A13	14
SA_MA_14	AY25	M_A_A14	14

15 M\_B\_DQ[63.0]

M_B DQ0	AK47	SB_DQ_0
M_B DQ1	AH46	SB_DQ_1
M_B DQ2	AP47	SB_DQ_2
M_B DQ3	AP46	SB_DQ_3
M_B DQ4	AJ46	SB_DQ_4
M_B DQ5	AJ48	SB_DQ_5
M_B DQ6	AM48	SB_DQ_6
M_B DQ7	AP48	SB_DQ_7
M_B DQ8	AL47	SB_DQ_8
M_B DQ9	AL46	SB_DQ_9
M_B DQ10	BA48	SB_DQ_10
M_B DQ11	AY48	SB_DQ_11
M_B DQ12	AT47	SB_DQ_12
M_B DQ13	AR47	SB_DQ_13
M_B DQ14	RA47	SB_DQ_14
M_B DQ15	BC47	SB_DQ_15
M_B DQ16	BC46	SB_DQ_16
M_B DQ17	BC44	SB_DQ_17
M_B DQ18	BG43	SB_DQ_18
M_B DQ19	BF43	SB_DQ_19
M_B DQ20	BE43	SB_DQ_20
M_B DQ21	BC41	SB_DQ_21
M_B DQ22	BF40	SB_DQ_22
M_B DQ23	BF41	SB_DQ_23
M_B DQ24	BG38	SB_DQ_24
M_B DQ25	BF38	SB_DQ_25
M_B DQ26	BH35	SB_DQ_26
M_B DQ27	BC38	SB_DQ_27
M_B DQ28	BH40	SB_DQ_28
M_B DQ29	BG39	SB_DQ_29
M_B DQ30	BG34	SB_DQ_30
M_B DQ31	BH34	SB_DQ_31
M_B DQ32	BH14	SB_DQ_32
M_B DQ33	BG12	SB_DQ_33
M_B DQ34	BH11	SB_DQ_34
M_B DQ35	BG8	SB_DQ_35
M_B DQ36	BH12	SB_DQ_36
M_B DQ37	BF11	SB_DQ_37
M_B DQ38	BF8	SB_DQ_38
M_B DQ39	BG7	SB_DQ_39
M_B DQ40	BC8	SB_DQ_40
M_B DQ41	BC8	SB_DQ_41
M_B DQ42	AY3	SB_DQ_42
M_B DQ43	AY1	SB_DQ_43
M_B DQ44	BF6	SB_DQ_44
M_B DQ45	BF5	SB_DQ_45
M_B DQ46	BA1	SB_DQ_46
M_B DQ47	BD3	SB_DQ_47
M_B DQ48	AV2	SB_DQ_48
M_B DQ49	AU3	SB_DQ_49
M_B DQ50	AR3	SB_DQ_50
M_B DQ51	AN2	SB_DQ_51
M_B DQ52	AY2	SB_DQ_52
M_B DQ53	AV1	SB_DQ_53
M_B DQ54	AP3	SB_DQ_54
M_B DQ55	AR1	SB_DQ_55
M_B DQ56	AL1	SB_DQ_56
M_B DQ57	AL2	SB_DQ_57
M_B DQ58	AJ1	SB_DQ_58
M_B DQ59	AH1	SB_DQ_59
M_B DQ60	AM2	SB_DQ_60
M_B DQ61	AM3	SB_DQ_61
M_B DQ62	AH3	SB_DQ_62
M_B DQ63	AJ3	SB_DQ_63

CANTIGA

DDR SYSTEM MEMORY B

SB_BS_0	BC16	M_B_BS0	15
SB_BS_1	BB17	M_B_BS1	15
SB_BS_2	BB33	M_B_BS2	15
SB_RAS#	AU17	M_B_RAS#	15
SB_CAS#	BG16	M_B_CAS#	15
SB_WE#	BF14	M_B_WE#	15
SB_DM_0	AM47	M_B_DM0	15
SB_DM_1	AY47	M_B_DM1	15
SB_DM_2	BD40	M_B_DM2	15
SB_DM_3	BF35	M_B_DM3	15
SB_DM_4	BG11	M_B_DM4	15
SB_DM_5	BA3	M_B_DM5	15
SB_DM_6	AP1	M_B_DM6	15
SB_DM_7	AK2	M_B_DM7	15
SB_DQS_0	AL47	M_B_DQS0	15
SB_DQS_1	AV48	M_B_DQS1	15
SB_DQS_2	BG41	M_B_DQS2	15
SB_DQS_3	BG37	M_B_DQS3	15
SB_DQS_4	BH9	M_B_DQS4	15
SB_DQS_5	BB2	M_B_DQS5	15
SB_DQS_6	AU11	M_B_DQS6	15
SB_DQS_7	AN6	M_B_DQS7	15
SB_DQS#_0	AL46	M_B_DQS#0	15
SB_DQS#_1	AV47	M_B_DQS#1	15
SB_DQS#_2	BH41	M_B_DQS#2	15
SB_DQS#_3	BH37	M_B_DQS#3	15
SB_DQS#_4	BC9	M_B_DQS#4	15
SB_DQS#_5	AT2	M_B_DQS#5	15
SB_DQS#_6	AN5	M_B_DQS#6	15
SB_DQS#_7	AN5	M_B_DQS#7	15
SB_MA_0	AV17	M_B_A0	15
SB_MA_1	BA25	M_B_A1	15
SB_MA_2	BC25	M_B_A2	15
SB_MA_3	AU25	M_B_A3	15
SB_MA_4	AW25	M_B_A4	15
SB_MA_5	BB28	M_B_A5	15
SB_MA_6	AU28	M_B_A6	15
SB_MA_7	AW28	M_B_A7	15
SB_MA_8	AT33	M_B_A8	15
SB_MA_9	BB16	M_B_A9	15
SB_MA_10	AW33	M_B_A10	15
SB_MA_11	AY33	M_B_A11	15
SB_MA_12	BH15	M_B_A12	15
SB_MA_13	AU33	M_B_A13	15
SB_MA_14	AU33	M_B_A14	15


**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division

Title: **Cantiga (DDRII) 4/7**

Size A3	Document Number M850-1-01	Rev 1.0
Date: Wednesday, April 01, 2009	Sheet 10	of 69




3.06A




VCC CORE

POWER

VCC NCTF




3A +1\_8VSUS




VCC SM

POWER



VCC GFX NCTF




+VGF\_X\_CORE 8.7A



VCC SM LF





Cavity Capacitors



Place C837 where LVDS and DDR2 taps.

Place on the Edge.



CANTIGA null

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division

Title: **Cantiga (VCC CORE) 6/7**

Size A3	Document Number M850-1-01	Rev 1.0
Date: Thursday, July 09, 2009	Sheet 12	of 69

U321		U322	
ALJ48	VSS_1	VSS_100	AM36
AR48	VSS_2	VSS_101	AE36
AL48	VSS_3	VSS_102	P36
BB47	VSS_4	VSS_103	L36
AW47	VSS_5	VSS_104	J36
AM47	VSS_6	VSS_105	E36
AF47	VSS_7	VSS_106	AF21
AD47	VSS_8	VSS_107	AH35
AB47	VSS_9	VSS_108	AA35
Y47	VSS_10	VSS_109	Y35
T47	VSS_11	VSS_110	U35
L47	VSS_12	VSS_111	T35
G47	VSS_13	VSS_112	BF34
BD46	VSS_14	VSS_113	AM34
BA46	VSS_15	VSS_114	AJ34
AY46	VSS_16	VSS_115	AF34
AV46	VSS_17	VSS_116	AE34
AR46	VSS_18	VSS_117	W34
AM46	VSS_19	VSS_118	Y20
AF46	VSS_20	VSS_119	B34
V46	VSS_21	VSS_120	A34
R46	VSS_22	VSS_121	BG33
P46	VSS_23	VSS_122	BC33
H46	VSS_24	VSS_123	BA33
F46	VSS_25	VSS_124	AV33
BF44	VSS_26	VSS_125	AR33
AH44	VSS_27	VSS_126	AL33
AD44	VSS_28	VSS_127	AH33
AA44	VSS_29	VSS_128	AB33
Y44	VSS_30	VSS_129	P33
U44	VSS_31	VSS_130	L33
T44	VSS_32	VSS_131	H33
M44	VSS_33	VSS_132	N32
F44	VSS_34	VSS_133	M17
BC43	VSS_35	VSS_134	K32
AV43	VSS_36	VSS_135	F32
AM43	VSS_37	VSS_136	C32
J43	VSS_38	VSS_137	A31
C43	VSS_39	VSS_138	AN29
BG42	VSS_40	VSS_139	T29
AY42	VSS_41	VSS_140	AN16
AT42	VSS_42	VSS_141	K29
AN42	VSS_43	VSS_142	H29
AE42	VSS_44	VSS_143	F29
N42	VSS_45	VSS_144	E16
L42	VSS_46	VSS_145	BG28
BD41	VSS_47	VSS_146	BD28
BU41	VSS_48	VSS_147	BA28
AM41	VSS_49	VSS_148	AV28
AH41	VSS_50	VSS_149	AT28
AD41	VSS_51	VSS_150	AR28
AA41	VSS_52	VSS_151	AJ28
Y41	VSS_53	VSS_152	AG28
U41	VSS_54	VSS_153	AE28
T41	VSS_55	VSS_154	BC13
M41	VSS_56	VSS_155	AB28
G41	VSS_57	VSS_156	Y28
B41	VSS_58	VSS_157	P28
BG40	VSS_59	VSS_158	K28
BB40	VSS_60	VSS_159	H28
AV40	VSS_61	VSS_160	AE13
AM40	VSS_62	VSS_161	C28
H40	VSS_63	VSS_162	N13
E40	VSS_64	VSS_163	L13
AT39	VSS_65	VSS_164	G13
AM39	VSS_66	VSS_165	E13
AJ39	VSS_67	VSS_166	BF12
AE39	VSS_68	VSS_167	AB26
N39	VSS_69	VSS_168	AA26
L39	VSS_70	VSS_169	C26
B39	VSS_71	VSS_170	B26
BH38	VSS_72	VSS_171	BH25
BC38	VSS_73	VSS_172	BD25
BA38	VSS_74	VSS_173	BB25
AU38	VSS_75	VSS_174	AV25
AH38	VSS_76	VSS_175	AR25
AD38	VSS_77	VSS_176	AJ25
AA38	VSS_78	VSS_177	AC25
Y38	VSS_79	VSS_178	Y25
U38	VSS_80	VSS_179	N25
T38	VSS_81	VSS_180	L25
F38	VSS_82	VSS_181	J25
C38	VSS_83	VSS_182	G11
BF37	VSS_84	VSS_183	E25
BB37	VSS_85	VSS_184	BF24
AW37	VSS_86	VSS_185	AD12
AT37	VSS_87	VSS_186	AY24
AN37	VSS_88	VSS_187	AT24
AJ37	VSS_89	VSS_188	AJ10
H37	VSS_90	VSS_189	AE10
C37	VSS_91	VSS_190	AH10
BG36	VSS_92	VSS_191	M10
BD36	VSS_93	VSS_192	M10
AK35	VSS_94	VSS_193	BF9
AU36	VSS_95	VSS_194	BC9
	VSS_96	VSS_195	AN9
	VSS_97	VSS_196	AM9
	VSS_98	VSS_197	J24
	VSS_99	VSS_198	G24
		VSS_199	G9
			B9
			BH8
			BB8
			AV8
			AT8

VSS

U321		U322	
BG21	VSS_199	VSS_297	AH8
L12	VSS_200	VSS_298	Y8
AW21	VSS_201	VSS_299	L8
AU21	VSS_202	VSS_300	E8
AP21	VSS_203	VSS_301	B8
AN21	VSS_204	VSS_302	AY7
AH21	VSS_205	VSS_303	AU7
E36	VSS_206	VSS_304	AN7
AF21	VSS_207	VSS_305	AJ7
AB21	VSS_208	VSS_306	AE7
R21	VSS_209	VSS_307	AA7
M21	VSS_210	VSS_308	N7
J21	VSS_211	VSS_309	J7
G21	VSS_212	VSS_310	RG6
BC20	VSS_213	VSS_311	BD6
BA20	VSS_214	VSS_312	AV6
AW20	VSS_215	VSS_313	AT6
AT20	VSS_216	VSS_314	AM6
AJ20	VSS_217	VSS_315	M6
AG20	VSS_218	VSS_316	C6
W34	VSS_219	VSS_317	BA5
Y20	VSS_220	VSS_318	AH5
N20	VSS_221	VSS_319	AD5
BG33	VSS_222	VSS_320	Y5
F20	VSS_223	VSS_321	L5
C20	VSS_224	VSS_322	J5
AV33	VSS_225	VSS_323	H5
AR33	VSS_226	VSS_324	F5
AL33	VSS_227	VSS_325	BE4
AH33	VSS_228		
AB33	VSS_229	VSS_327	BC3
P33	VSS_230	VSS_328	AV3
L33	VSS_231	VSS_329	AL3
H33	VSS_232	VSS_330	R3
N32	VSS_233	VSS_331	P3
M17		VSS_332	F3
K32		VSS_333	BA2
F32		VSS_334	AW2
C32		VSS_335	AU2
A31		VSS_336	AB2
AN29		VSS_337	AP2
T29		VSS_338	AJ2
AN16		VSS_339	AH2
K29		VSS_340	AE2
H29		VSS_341	AE2
F29		VSS_342	AD2
E16		VSS_343	AC2
BG28		VSS_344	Y2
BD28		VSS_345	M2
BA28		VSS_346	K2
AV28		VSS_347	AM1
AT28		VSS_348	AA1
AR28		VSS_349	P1
AJ28		VSS_350	H1
AG28			
AE28			
BC13			
AB28			
Y28			
P28			
K28		VSS_351	U24
H28		VSS_352	U28
AE13		VSS_353	U25
C28		VSS_354	U29
N13			
L13			
G13			
E13			
BF12			
AB26			
AA26			
C26			
B26			
BH25			
BD25			
BB25			
AV25			
AR25			
AJ25			
AC25			
Y25			
N25			
L25			
J25			
G11			
E25			
BF24			
AD12			
AY24			
AT24			
AJ10			
AE10			
AH10			
M10			
BF9			
BC9			
AN9			
AM9			
J24			
G24			
G9			
B9			
BH8			
BB8			
AV8			
AT8			

VSS

VSS NCTF

VSS SCB

NC

VSS_NCTF_1	AF32
VSS_NCTF_2	AB32
VSS_NCTF_3	V32
VSS_NCTF_4	AJ30
VSS_NCTF_5	AM29
VSS_NCTF_6	AE29
VSS_NCTF_7	AB29
VSS_NCTF_8	U26
VSS_NCTF_9	U23
VSS_NCTF_10	AL20
VSS_NCTF_11	V20
VSS_NCTF_12	AC19
VSS_NCTF_13	AL17
VSS_NCTF_14	AL17
VSS_NCTF_15	AA17
VSS_NCTF_16	U17
VSS_SCB_1	BH48
VSS_SCB_2	BH1
VSS_SCB_3	A48
VSS_SCB_4	C1
VSS_SCB_5	A3
NC_26	E1
NC_27	D2
NC_28	C3
NC_29	B4
NC_30	A5
NC_31	A6
NC_32	A43
NC_33	A44
NC_34	B45
NC_35	C46
NC_36	D47
NC_37	B47
NC_38	A46
NC_39	F48
NC_40	E48
NC_41	C48
NC_42	B48




CANTIGA

CANTIGA

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division






Title: **Cantiga (VSS) 777**

Size: A3	Document Number: M850-1-01	Rev: 1.0
Date: Thursday, February 26, 2009	Sheet: 13	of: 69



SMBus Address: A0H(W)/A1H(R)

Place DIMM\_0 near GMCH




**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division

Title: **DDR(H)SO-DIMM\_0**

Size A3	Document Number M850-1-01	Rev 1.0
---------	---------------------------	---------


Date: Wednesday, April 01, 2009 Sheet 14 of 69



Pin	Signal	Pin	Signal
1	VREF	2	VSS46
3	DO4	3	DO4
4	DO5	4	DO5
5	DO6	5	DO6
6	DO7	6	DO7
7	DO8	7	DO8
8	DO9	8	DO9
9	DO10	9	DO10
10	DO11	10	DO11
11	DO12	11	DO12
12	DO13	12	DO13
13	DO14	13	DO14
14	DO15	14	DO15
15	DO16	15	DO16
16	DO17	16	DO17
17	DO18	17	DO18
18	DO19	18	DO19
19	DO20	19	DO20
20	DO21	20	DO21
21	DO22	21	DO22
22	DO23	22	DO23
23	DO24	23	DO24
24	DO25	24	DO25
25	DO26	25	DO26
26	DO27	26	DO27
27	DO28	27	DO28
28	DO29	28	DO29
29	DO30	29	DO30
30	DO31	30	DO31
31	DO32	31	DO32
32	DO33	32	DO33
33	DO34	33	DO34
34	DO35	34	DO35
35	DO36	35	DO36
36	DO37	36	DO37
37	DO38	37	DO38
38	DO39	38	DO39
39	DO40	39	DO40
40	DO41	40	DO41
41	DO42	41	DO42
42	DO43	42	DO43
43	DO44	43	DO44
44	DO45	44	DO45
45	DO46	45	DO46
46	DO47	46	DO47
47	DO48	47	DO48
48	DO49	48	DO49
49	DO50	49	DO50
50	DO51	50	DO51
51	DO52	51	DO52
52	DO53	52	DO53
53	DO54	53	DO54
54	DO55	54	DO55
55	DO56	55	DO56
56	DO57	56	DO57
57	DO58	57	DO58
58	DO59	58	DO59
59	DO60	59	DO60
60	DO61	60	DO61
61	DO62	61	DO62
62	DO63	62	DO63
63	DO64	63	DO64
64	DO65	64	DO65
65	DO66	65	DO66
66	DO67	66	DO67
67	DO68	67	DO68
68	DO69	68	DO69
69	DO70	69	DO70
70	DO71	70	DO71
71	DO72	71	DO72
72	DO73	72	DO73
73	DO74	73	DO74
74	DO75	74	DO75
75	DO76	75	DO76
76	DO77	76	DO77
77	DO78	77	DO78
78	DO79	78	DO79
79	DO80	79	DO80
80	DO81	80	DO81
81	DO82	81	DO82
82	DO83	82	DO83
83	DO84	83	DO84
84	DO85	84	DO85
85	DO86	85	DO86
86	DO87	86	DO87
87	DO88	87	DO88
88	DO89	88	DO89
89	DO90	89	DO90
90	DO91	90	DO91
91	DO92	91	DO92
92	DO93	92	DO93
93	DO94	93	DO94
94	DO95	94	DO95
95	DO96	95	DO96
96	DO97	96	DO97
97	DO98	97	DO98
98	DO99	98	DO99
99	DO100	99	DO100
100	DO101	100	DO101
101	DO102	101	DO102
102	DO103	102	DO103
103	DO104	103	DO104
104	DO105	104	DO105
105	DO106	105	DO106
106	DO107	106	DO107
107	DO108	107	DO108
108	DO109	108	DO109
109	DO110	109	DO110
110	DO111	110	DO111
111	DO112	111	DO112
112	DO113	112	DO113
113	DO114	113	DO114
114	DO115	114	DO115
115	DO116	115	DO116
116	DO117	116	DO117
117	DO118	117	DO118
118	DO119	118	DO119
119	DO120	119	DO120
120	DO121	120	DO121
121	DO122	121	DO122
122	DO123	122	DO123
123	DO124	123	DO124
124	DO125	124	DO125
125	DO126	125	DO126
126	DO127	126	DO127
127	DO128	127	DO128
128	DO129	128	DO129
129	DO130	129	DO130
130	DO131	130	DO131
131	DO132	131	DO132
132	DO133	132	DO133
133	DO134	133	DO134
134	DO135	134	DO135
135	DO136	135	DO136
136	DO137	136	DO137
137	DO138	137	DO138
138	DO139	138	DO139
139	DO140	139	DO140
140	DO141	140	DO141
141	DO142	141	DO142
142	DO143	142	DO143
143	DO144	143	DO144
144	DO145	144	DO145
145	DO146	145	DO146
146	DO147	146	DO147
147	DO148	147	DO148
148	DO149	148	DO149
149	DO150	149	DO150
150	DO151	150	DO151
151	DO152	151	DO152
152	DO153	152	DO153
153	DO154	153	DO154
154	DO155	154	DO155
155	DO156	155	DO156
156	DO157	156	DO157
157	DO158	157	DO158
158	DO159	158	DO159
159	DO160	159	DO160
160	DO161	160	DO161
161	DO162	161	DO162
162	DO163	162	DO163
163	DO164	163	DO164
164	DO165	164	DO165
165	DO166	165	DO166
166	DO167	166	DO167
167	DO168	167	DO168
168	DO169	168	DO169
169	DO170	169	DO170
170	DO171	170	DO171
171	DO172	171	DO172
172	DO173	172	DO173
173	DO174	173	DO174
174	DO175	174	DO175
175	DO176	175	DO176
176	DO177	176	DO177
177	DO178	177	DO178
178	DO179	178	DO179
179	DO180	179	DO180
180	DO181	180	DO181
181	DO182	181	DO182
182	DO183	182	DO183
183	DO184	183	DO184
184	DO185	184	DO185
185	DO186	185	DO186
186	DO187	186	DO187
187	DO188	187	DO188
188	DO189	188	DO189
189	DO190	189	DO190
190	DO191	190	DO191
191	DO192	191	DO192
192	DO193	192	DO193
193	DO194	193	DO194
194	DO195	194	DO195
195	DO196	195	DO196
196	DO197	196	DO197
197	DO198	197	DO198
198	DO199	198	DO199
199	DO200	199	DO200
200	DO201	200	DO201
201	DO202	201	DO202
202	DO203	202	DO203
203	DO204	203	DO204

**DIMM\_1** is placed farther from the GMCH than DIMM\_0

SMBus Address: A4(W)/A5(R)






	Mount	NC
Hynix-256MB H5RS1H23MFR-11C	R812, R809	R910, R911, R811, R810
Hynix-512MB H5RS1H23MFR-11C	R910 R812, R809	R911 R811, R810

	Mount	NC
Samsung-256MB K4J10324QD-HC12	R812, R810	R910, R911, R811, R809
Qimonda-256MB HYB18H1G321A2F-10	R811, R810	R910, R911, R812, R809

	Mount	NC
Samsung-512MB K4J10324QD-HC12	R910 R812, R810	R911 R811, R809
Qimonda-512MB HYB18H1G321A2F-10	R910 R811, R810	R911 R812, R809



**DVT**

Strap for GDDR3-136ball  
ATL\_DVPDATA[1:0:21:20]

0001 32Mx32 Qimonda-256MB  
 0010 32Mx32 Hynix-256MB  
 0011 32Mx32 Samsung-256MB  
 0101 32Mx32 Qimonda-512MB  
 0110 32Mx32 Hynix-512MB  
 0111 32Mx32 Samsung-512MB


If no ROM attached, GPIO[13:12:11] ;  
CONFIG(2:0)  
controls the memory aperture size.

64MB	010
128MB	000
256MB	001
512MB	001


HSYNC , VSYNC  
AUD[1] , AUD[0]

0,0 No audio function  
 0,1 Audio for DisplayPort and HDMI if dongle is detected  
 1,0 Audio for DisplayPort only  
 1,1 Audio for both DisplayPort and HDMI



GPIO 0 : PCIE FULL TX OUTPUT SWING  
 GPIO 1 : PCIE TRANSMITTER DE-EMPHASIS ENABLED  
 GPIO 2 : PCIE GEN2 ENABLED





For AMD verification











PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC





**PVT**  
For NDR's requested to check 990 signal.





Rank 0  
Bottom Layer  
U49 - Lower  
U50 - Upper

VRAM\_VREF is 70%VDDQ for GDDR3


VRAM\_VREF is 70%VDDQ for GDDR3

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division

Title: **VRAM (GDDR3) 1/3**





Size A3	Document Number M950-1-01	Rev 1.0
---------	---------------------------	---------



Date: Thursday, July 09, 2009 Sheet 21 of 69





**Rank 1  
Top Layer  
U51 - Lower  
U52 - Upper**

- FBAD[0:31] 19,21
- FBADQM[3..0] 19,21
- FBARDQS[3..0] 19,21
- FBAWDQS[3..0] 19,21
- FBAD[32:63] 19,21
- FBADQM[7..4] 19,21
- FBARDQS[7..4] 19,21
- FBAWDQS[7..4] 19,21














For EMI



Semi-PnP










Type	WXGA+	WXGA+	
Size	15.6" W	15.6" W	
Vendor	CPT	LGD	
Device Name	CLAA156WAU1A	LP156WH1-TLCL	
Panel ID [3.2.1]	001	010	




**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division






Title: **LVDS**

Size A3	Document Number M850-1-01	Rev 1.0
Date: Thursday, July 09, 2009	Sheet 25	of 69





- 18 TMDS\_CLK1N TMDS\_CLK1N
- 18 TMDS\_CLK1P TMDS\_CLK1P
- 18 TMDS\_TX0N TMDS\_TX0N
- 18 TMDS\_TX0P TMDS\_TX0P
- 18 TMDS\_TX1N TMDS\_TX1N
- 18 TMDS\_TX1P TMDS\_TX1P
- 18 TMDS\_TX2N TMDS\_TX2N
- 18 TMDS\_TX2P TMDS\_TX2P






PCI Pullups



**Strap for Boot-BIOS**

	GNT0#	SPI_CS1#
LPC(Default)	HI	HI
PCI	HI	LOW
SPI	LOW	HI





EVT

LAN

WLAN

Express Card





USB PORT	Function
PORT-0	Ext. Port
PORT-1	Ext. Port
PORT-2	Ext. Port
PORT-3	
PORT-4	Bluetooth
PORT-5	EXPRESS CARD
PORT-6	
PORT-7	Camera
PORT-8	Felica
PORT-9	
PORT-10	Wi-MAX
PORT-11	

Place within 500 mils of ICH

EVT

EVT




Place within 500 mils of ICH and don't routing next to high speed signals

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division

Title: **ICH9-M (PCI/DMI/USB/PCIE) 1/5**



Size A3	Document Number M850-1-01	Rev 1.0
---------	---------------------------	---------

Date: Wednesday, April 01, 2009 | Sheet 27 of 69



The traces inside this block should be wider.

Internal VRM enabled for VccSus1_05, VccSus1_5, VccCl1_5, VccLAN1_05 and VccCl1_05	
INTVRMEN	Low= Internal VR Disabled High= Internal VR Enabled(Default)




**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division

Title: **ICH9-M (LPC,IDE,SATA) 2/5**

Size A3	Document Number M850-1-01	Rev 1.0
Date: Thursday, July 09, 2009	Sheet 28	of 69







U39E		H5	
AA26	VSS[001]	VSS[107]	J23
AA27	VSS[002]	VSS[108]	J26
AA3	VSS[003]	VSS[109]	J27
AA6	VSS[004]	VSS[110]	AC22
AB1	VSS[005]	VSS[111]	K28
AA23	VSS[006]	VSS[112]	K29
AB28	VSS[007]	VSS[113]	L13
AB29	VSS[008]	VSS[114]	L15
AB4	VSS[009]	VSS[115]	L2
AB5	VSS[010]	VSS[116]	L26
AC17	VSS[011]	VSS[117]	L27
AC26	VSS[012]	VSS[118]	L5
AC27	VSS[013]	VSS[119]	L7
AC3	VSS[014]	VSS[120]	M12
AD1	VSS[015]	VSS[121]	M13
AD10	VSS[016]	VSS[122]	M14
AD12	VSS[017]	VSS[123]	M15
AD13	VSS[018]	VSS[124]	M16
AD14	VSS[019]	VSS[125]	M17
AD17	VSS[020]	VSS[126]	M23
AD18	VSS[021]	VSS[127]	M28
AD21	VSS[022]	VSS[128]	M29
AD28	VSS[023]	VSS[129]	N11
AD29	VSS[024]	VSS[130]	N12
AD4	VSS[025]	VSS[131]	N13
AD5	VSS[026]	VSS[132]	N14
AD6	VSS[027]	VSS[133]	N15
AD7	VSS[028]	VSS[134]	N16
AD9	VSS[029]	VSS[135]	N17
AE12	VSS[030]	VSS[136]	N18
AE13	VSS[031]	VSS[137]	N26
AE14	VSS[032]	VSS[138]	N27
AE16	VSS[033]	VSS[139]	P12
AE17	VSS[034]	VSS[140]	P13
AE2	VSS[035]	VSS[141]	P14
AE20	VSS[036]	VSS[142]	P15
AE24	VSS[037]	VSS[143]	P16
AE3	VSS[038]	VSS[144]	P17
AE4	VSS[039]	VSS[145]	P2
AE6	VSS[040]	VSS[146]	P23
AE9	VSS[041]	VSS[147]	P28
AF13	VSS[042]	VSS[148]	P29
AF16	VSS[043]	VSS[149]	P4
AF18	VSS[044]	VSS[150]	P7
AF22	VSS[045]	VSS[151]	R11
AH26	VSS[046]	VSS[152]	R12
AF26	VSS[047]	VSS[153]	R13
AF27	VSS[048]	VSS[154]	R14
AF5	VSS[049]	VSS[155]	R15
AF7	VSS[050]	VSS[156]	R16
AF9	VSS[051]	VSS[157]	R17
AG13	VSS[052]	VSS[158]	R19
AG18	VSS[053]	VSS[159]	R28
AG20	VSS[054]	VSS[160]	T12
AG23	VSS[055]	VSS[161]	T13
AG3	VSS[056]	VSS[162]	T14
AG6	VSS[057]	VSS[163]	T15
AG9	VSS[058]	VSS[164]	T16
AH12	VSS[059]	VSS[165]	T17
AH14	VSS[060]	VSS[166]	T23
AH17	VSS[061]	VSS[167]	B26
AH19	VSS[062]	VSS[168]	U12
AH2	VSS[063]	VSS[169]	U13
AH22	VSS[064]	VSS[170]	U14
AH25	VSS[065]	VSS[171]	U15
AH28	VSS[066]	VSS[172]	U16
AH5	VSS[067]	VSS[173]	U17
AH8	VSS[068]	VSS[174]	AD23
AH8	VSS[069]	VSS[175]	U26
AJ12	VSS[070]	VSS[176]	U27
AJ14	VSS[071]	VSS[177]	U3
AJ17	VSS[072]	VSS[178]	V1
AJ8	VSS[073]	VSS[179]	V13
B11	VSS[074]	VSS[180]	V15
B14	VSS[075]	VSS[181]	V23
B17	VSS[076]	VSS[182]	V28
B2	VSS[077]	VSS[183]	V29
B20	VSS[078]	VSS[184]	V4
B23	VSS[079]	VSS[185]	V5
B5	VSS[080]	VSS[186]	W26
B8	VSS[081]	VSS[187]	W27
C26	VSS[082]	VSS[188]	W3
C27	VSS[083]	VSS[189]	Y1
E11	VSS[084]	VSS[190]	Y28
E14	VSS[085]	VSS[191]	Y29
E18	VSS[086]	VSS[192]	Y4
E2	VSS[087]	VSS[193]	Y5
E21	VSS[088]	VSS[194]	AG28
E24	VSS[089]	VSS[195]	AH6
E5	VSS[090]	VSS[196]	AF2
E8	VSS[091]	VSS[197]	B25
F16	VSS[092]	VSS[198]	
F28	VSS[093]		A1
F29	VSS[094]	VSS_NCTF[01]	A2
G12	VSS[095]	VSS_NCTF[02]	A28
G14	VSS[096]	VSS_NCTF[03]	A29
G18	VSS[097]	VSS_NCTF[04]	AH1
G21	VSS[098]	VSS_NCTF[05]	AH29
G24	VSS[099]	VSS_NCTF[06]	AJ1
G26	VSS[100]	VSS_NCTF[07]	AJ2
G27	VSS[101]	VSS_NCTF[08]	AJ28
G8	VSS[102]	VSS_NCTF[09]	AJ29
H2	VSS[103]	VSS_NCTF[10]	B1
H23	VSS[104]	VSS_NCTF[11]	B29
H28	VSS[105]	VSS_NCTF[12]	
H29	VSS[106]		

ICH9M




<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title <b>ICH9-M( GND) 5/5</b>			
Size	Document Number	Rev	
A3	M850-1-01	1.0	
Date:	Thursday, February 26, 2009	Sheet	31 of 69

# SATA HDD CONN
















EVT


# SATA ODD CONN















Half Mini Card

+1\_5V=>0.5A Peak/0.375A Normal  
 +3\_3VAux=>2.75A Peak/1.1A Normal

WLAN ON/OFF Switch




Half Mini Card  
WLAN




+1.5V=>1.3A  
 +3.3VAux=>0.6A  
 +3.3V=>2.5A

Express Card Power Switch







Pin2,4 & Pin12,14  
 Pin3,5 & Pin11,13  
 short for test GMT577

EVT



Express Card Slot.





Used EEPROM R616 need NC.  
 No used EEPROM R25/R24/U3/C16 need NC.

DVT

Close to chip






- TP509 tpo4Qb\_75 ● 1 TRD3N\_RJ45
- TP510 tpo4Qb\_75 ● 1 TRD3P\_RJ45
- TP511 tpo4Qb\_75 ● 1 TRD2N\_RJ45
- TP512 tpo4Qb\_75 ● 1 TRD2P\_RJ45
- TP513 tpo4Qb\_75 ● 1 TRD1N\_RJ45
- TP514 tpo4Qb\_75 ● 1 TRD1P\_RJ45
- TP515 tpo4Qb\_75 ● 1 TRD0N\_RJ45
- TP516 tpo4Qb\_75 ● 1 TRD0P\_RJ45

DVT BFT Test Pad



EVT

DVDD\_IO=1.5V : For UMA HDMI  
 DVDD\_IO=3.3V : For Discrete HDMI




Place these two capacitor together.


Place these two capacitor together.








**AUDIO POWER (4.75V/300mA)**





**PC BEEP**








**SPEAKER AMP**




**SPEAKER AMP**



	GAIN0	GAIN1
6 dB	0	0
10 dB	0	1
15.6 dB	1	0
21.6 dB	1	1




For Mor request, add the speaker cable short protection circuit











**DVT**  
6V-1.5A\_1206  
1206L150




D10 close to CN20.



SMBus Address: 9AH


Place Thermal-Sensor near GMCH.

**CPU Thermal-Sensor**



SMB bus Address :  
1001100 (EC)  
For G781


SMBus Address: 98H





PCI / OTHER


L: R/W  
H: Read only

EVT






**CAMERA Connector**



- TP500 tpc40b\_75  
● 1 USB\_VCC7\_F
- TP501 tpc40b\_75  
● 1 USB\_PN7\_F
- TP502 tpc40b\_75  
● 1 USB\_PP7\_F
- TP503 tpc40b\_75  
● 1
- TP504 tpc40b\_75  
● 1 DMIC\_CLK
- TP505 tpc40b\_75  
● 1 DMIC\_DAT

**DVT** BFT Test Pad

**Int MIC Connector**



+5VSUS

R912  
0\_J  
0603

R622  
NC\_0\_J  
0603

F6  
10V-0.125A\_1206  
1206L012

1.0mils

L27  
120R-100MHZ\_0603  
TB160808B121

28 USB\_PN8  
27 USB\_PP8

R527 2  
R528 2


1 0603  
1 0603

C279  
22U\_10V\_Y\_Y  
1206\_Y5V

C282  
NC\_1U\_10V\_Y\_Y  
0603\_Y5V




USB\_VCC8\_F  
USB\_PN8\_F  
USB\_PP8\_F





C286  
470P\_50V\_K\_B  
0402\_X7R




**Felica CONN.**

FFC\_6P  
FOX\_GB5RF060-1200-7F









For ESD.







<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
Title <b>USB2.0</b>		CCPBG - R&D Division	
Size A3	Document Number M850-1-01	Rev 1.0	
Date: Wednesday, April 08, 2009	Sheet 48	of 69	




# Bluetooth connector




<b>FOXCONN</b> HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title <b>Bluetooth</b>	
Size A3	Document Number M850-1-01
Date: Wednesday, April 01, 2009	Rev 1.0
Sheet 49	of 69




TP\_LEFT Button





TP\_Right Button
















LID Switch







DVT BFT Test Pad



EVT





charge current set table:

charge current	CHARGE_CTRL D/A pin voltage setting	Required charge current control
1.5A	3.06V	High current
0.8A	1.6V	Middle current
350mA	0.72V	Low current
0A	0V	charge OFF

$VREF=3.3V \rightarrow Vdac$   
 $Vbat=cell\ count * [4V+0.5 * (Vadj/Vvdc)] = 12.48V$   
 $(Vbat=4.2V\ when\ Vadj\ connected\ to\ REGN)$   
 $Icharge=(Vsrset/Vvdc) * (0.1/PR14) = 1.5A$   
 $Iadapter=(Vacset/Vvdc) * (0.1/PR9) = 4.1A$   
 $IADAPT=(Vacc - Vacn) * 20$   
 Input OCP:  $(VACP - VACN)max/PR9 = 100mV/15mohm = 6.6A$   
 Input OVP: 22.2V  
 Input UVP: 17V  
 Battery OCP:  $Icharge * 145\%$   
 Battery OVP:  $Vbat * 104\%$   
 Pre-charge:  $< 2.9V/cell \implies Icharge/8$   
 Battery OTP:  $Tshut = 155\ degree$   
 $Fsw = 300KHz$   
 Time that input current limit:  $t = (Cacop * 2) / (18uA / V * V(PVCC - ACCP)) = 0.48s$

ENCHG#: Enable ==> L  
 Disable ==> H

ACGOOD#:  $Vacdet > 2.4V \implies L$   
 $Vacdet < 2.4V \implies H$

CELLS	CELL COUNT
FLOAT	2
AGND	3
VREF	4

TABLE 1


CP	PWRLIMIT	Input OCP (Iadapter*1.5)
75W	3.3A/65W	3.7A/72W
90W	4.1A/80W	4.5A/87W


**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division

Title: **DCIN&Charger**

Size A3	Document Number M850-1-01	Rev 1.0
---------	---------------------------	---------

Date: Thursday, July 09, 2009 Sheet 54 of 69





Place these CAPS close to FETs

**4.5A**

TP161 tpc40t\_75

Setting OCP trigger point <8A

$$V_o = (1 + (PR191/PR194)) * 0.75 = 1.515V$$

$$I_{oc} = (I_{trip} * R_{trip}) / R_{dson} \Rightarrow (10\mu A * PR193) / R_{dson}$$

Operating Frequency : 300KHz

OVP => VFB \* 115%

UVP => VFB \* 70%

Place these CAPS close to FETs

**5A**

TP176 tpc40t\_75

Setting +1\_05V OCP trigger point <8.5A

$$V_o = (1 + (PR173/PR174)) * 0.75 = 1.058V$$


$$I_{oc} = (I_{trip} * R_{trip}) / R_{dson} \Rightarrow (10\mu A * PR113) / R_{dson}$$

Operating Frequency : 300KHz

OVP => VFB \* 115%

UVP => VFB \* 70%






Place these CAPS close to FETs

Setting +1\_8VSUS OCP trigger > 15A  
 $V_o = (PR156/PR153) * 0.75 + 0.75$   
 $I_{oc} = (I_{trip} * R_{trip}) / R_{dson} \Rightarrow (10\mu A * PR159) / R_{dson}$   
 OVP POINT => VFB \* 115%  
 UVP POINT => VFB \* 70%  
 Switching Frequency = 400KHz

- TP164 tpc40L\_75 1 VID0
- TP172 tpc40L\_75 1 VID1
- TP168 tpc40L\_75 1 VID2
- TP171 tpc40L\_75 1 VID3
- TP167 tpc40L\_75 1 VID4
- TP170 tpc40L\_75 1 VID5
- TP166 tpc40L\_75 1 VID6




**OCP Setting**

**Switching Frequency = 300KHz**  
 $Rfset[kohm] = (P[us] - 0.29) * 2.33, F=1/P$   
**OCP point = 63.3A**  
 OCP point =>  $Ioc = (Roc * 10uA) / Rdroop, Rdroop = 2.1mV$   
 Load line adjust => PR67(greater => load line deepen)


<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	<b>CPU_Vcore-ISL6266A</b>		
Size	Document Number	Rev	
A3	M850-1-01	1.0	
Date	Wednesday, April 01, 2009	Sheet	58 of 69






PJ17 Near the DDR socket door


**Battery UVP protect**



**System SCP protect**




**PWRLIMIT Protect**



VIINP	90W adaptor
PWRLIMIT	1.3V/87W

adaptor max load : 5.7A/3000ms  
adaptor OCP : 7.5Amax




Setting OCP trigger point > 18A  
 $V_o = (1 + (PR181/PR184)) * 0.5$   
 $I_{oc} = (I_{trip} * R_{trip}) / R_{dson} \Rightarrow (10\mu A * PR180) / R_{dson} 4.8\text{mohm}$   
 Operating Frequency : 300KHz  
 OVP => VFB \* 116%  
 UVP => VFB \* 70%

**M92-S2 XT Setting Table**


PWRCNTL_0	PWRCNTL_1	GPU Voltage
0	0	0.95V
1	0	1.2V

Power Control	GPIO
PWRCNTL_0	GPIO15
PWRCNTL_1	GPIO20

$V_o = (1 + (PR189/PR190)) * 0.8 = 1.1V$






<b>FOXCONN</b> HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division	
Title <b>Audio+USB DB CONN</b>	
Size A3	Document Number <b>M850-1-01</b>
Date: Wednesday, April 01, 2009	Rev <b>1.0</b>
Sheet 62 of 69	



HEADPHONE  
BLACK


EVT




EXTERNAL MIC  
RED

EVT

**POWER BUTTON**




**Power Button Board**




**NUM LOCK LED**

**CAP LED**


**SCROLL LOCK LED**




**EVT**



**Instant ON**




**Mute**



**Display OFF**

**EVT**





## M850 EVT

### (2008/08/29)

- P.45 Change CN16 from WK21923-S6P-7F to WK21923-R6S-7F for ME request.
- P.32 Change CN25 from LN27131-A403-4F to LN21131-F404-9F for ME request.
- P.32 Change CN13 from LD2722F-SR6L to LD2722H-S49L for ME request.
- P.25 Change CN18 from HT1310F to GS12201-1011-9F for ME request.
- P.46 Change CN17 from HS6106E to HS6206E for ME request.
- P.37 Change CN22 from HS6108E to HS8208E for ME request.
- P.33 Change CN3 from GB21240-0002-7F to 196009-24021 for ME request.
- P.49 Change CN32 from QT510106-111H-7F to QT510106-311H-7F for ME request.
- P.35 Change SW4 from 1BS007-12120-002-7F to 1BS007-12110-002-7F for ME request.
- P.39 Change U\_CN4 from JA9333L-R5S7-7F to JA93331-R18106-7F for ME request.
- P.39 Change U\_CN3 from JA9333L-B5S7-7F to JA93331-B18106-7F for ME request.
- P.51 Change U\_CN1 and U\_CN2 from UB11193-C1314-4F to UB11193-C1308-4F for ME request.
- P.52 Add BOSS11 and BOSS12 for ME request.

### (2008/08/29)

- P.45 Change CN11 form UV31413-GR56P-7F to UV31413-WZ03P-7F for ME request.
- P.24 Change CN2 from DZ11A91-MA2SY-4F to DZ11A91-SB281-4F for ME request.
- P.26 Change CN31 from QJ5119L-NT03-4F to QJ5119L-NK03-4F for ME request.
- P.48 Change CN9 from UB11193-C1314-4F to UB1112C-CA501-7F for ME request.

### (2008/09/01)

- P.55 Change PR146 from 6.98K\_F to 8.2K\_F for OCP setting.
- P.55 Change PR147 from 6.19K\_F to 6.98K\_F for OCP setting.
- P.56 Change PR193 from 5.49K\_F to 8.66K\_F for OCP setting.
- P.56 Change PR113 from 8.66K\_F to 11.3K\_F for OCP setting.
- P.61 Change PR87 from 6.8K\_F to 8.2K\_F for OCP setting.
- P.61 Change PR99 from 8.2K\_F to 6.98K\_F for AT\_VDD voltage setting to 1.2V.

### (2008/09/02)

- P.25 Change CN18 from GS12201-1011-9F to GS12301-1011A-9F for support Dual-LVDS.
- P.25 Add RP51,RP52,RP53 and RP54 for support Dual-LVDS.

### (2008/09/19)

- P.35 Delete R611&R612 for MOR's requested
- P.35 Add D22 for MOR's requested
- P.27,42,48,51 Change external USB port from USBP3N/USBP3P to USBP1N/USBP1P for MOR's requested
- P.27,35,36 Change PCIE port from Express Card #2, WLAN #3 to WLAN #2, Express Card #3 for MOR's requested
- P.54 Change PCN1 from BP91077-B2013-7F to BP91077-B3013-7F for ME's requested
- P.37 Change U4 from 88E8055 to 88E8057 for MOR's requested
- P.49 Delete R668,674,672,671 for MOR's requested
- P.35 Change C538,C544,C536 to NC for MOR's requested

### (2008/09/22)

- P.45 Change CN11 from UV31413-WZ03P-7F to UV31413-RU81P-7F for ME's requested

### (2008/09/24)

- P.48 Change CN9 from UB1112C-CA501-7F to UB1112C-CA207-7F for ME's requested

### (2008/09/26)

- P.65 [Power board DB button] Add P\_SW4,P\_C6,P\_C7,P\_VR4 for add mute button
- P.25 [Inverter CONN] Change CN19 from HS6106E to HS6108E for support LED backlight function
- P.25 [Panel ID Switch] Change SW1 from HDS404-E to FHDS-04-T-V-T/R for shortage issue

### (2008/10/02)

- P.36 [ExpressCard] Add R901,R902,R903,R904 for test GMT577 ExpressCard power switch
- P.37 [GLAN]Change L5 from NS682403P to LFE9249-R for PUR's suggestion
- P.26 [HDMI] Change CN31 from QJ5119L-NK03-4F to QJ5119L-NT03-4F for ME's ID concern
- P.52 [Thermal Module Nut] Change BOSS3,BOSS6,BOSS7 form F50M20-501130BS to EMI\_F50M20\_351130BS for ME's concern
- P.21,22 [VRAM] Change U49,U50,U51,U52 from K4J10324QD-HC14 to K4J10324QD-HC12 for support 800MHz
- P.50 [TouchPad] Change CN7 from GB5RF120-1200-7F to GB5RF060-1200-7F for change to 6-pin solution
- P.60 [OVP protection]Delete PR35 CA\_69.8K\_F for 8L version unnecessary resister.
- P.50 [MS/SD LED] Combine MS/SD LED for MOR's requested
- P.65 [Caps/Num/Scroll lock LED] Change from HT-150YG to HT-110UYG for ME's ID concern
- P.14 [DDR2] Swap RP13,RP10 pin assignment for layout convenient
- P.15 [DDR2] Swap RP33,RP34,RP32,RP28,RP29 pin assignment for layout convenient
- P.25 [LVDS] Change L98 from EBMS160808A121(400mA) to HCB1608KF-121T10(1A) for Panel max current is 500mA

### (2008/10/06)

- P.27 [ICH9] Swap RP46,RP24,RP16 pin assignment for layout convenient
- P.50 [TP] Reserved 12pin TP solution in EVT

### (2008/10/07)

- P.49 [BT]NC U46,R673,R670,C847 and add R907 for BT module has internal protection schematics for BT\_DATA pin.
- P.35 [WLAN]Change Q49 from FET to transistor for a little cost down.
- P.54 [DCIN&Charger]Delete PR34 for 8L version unnecessary resister.
- P.52 [HOLE]Update HOLE for ME's requested.
- P.11 [Cantiga] Delete R121,R151 for 8L version unnecessary resister.

### (2008/10/08)

- P.11 [Cantiga]Delete C202,C225 for VCCD\_TV DAC can be connected to GND form Intel DG mention.
- P.18 [VGA]REFCLK jumper R849.2pin should be connected to R848.1pin side not R848.2pin side. In case if you use REFCLK, It's voltage should be devided also.
- P.18 [VGA]Delete R840,R841,R843 and connect R2B,G2B,B2B to GND directly.
- P.24 [CRT]Change DDC 3V pull-up R57,R58 from 2.2k to 3.9k to meet E-DDC spec.
- P.25 [LVDS]Add R908 for AT\_LCDVCC\_EN need 10k pull-down as AMD Check list 8-1 mention.
- P.26 [HDMI]Delete R649 for HDMI DDC need back drive protection so cannot use R649.
- P.26 [HDMI]Delete D21 and R652 for if using diode, HDMI\_+5VRUN voltage cannot meet spec. And HDMI\_+5VRUN need back drive protection.
- P.25 [LVDS]Change R393 from 10k to 100k to meet desing guide.

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title <b>History (1)</b>			
Size A3	Document Number M850-1-01	Rev 1.0	
Date: Thursday, February 26, 2009		Sheet	66 of 69

## M850 EVT

### (2008/10/09)

- P.21 [VRAM]Change R770,R771 from 82.5ohm to 120ohm for AMD suggestion
- P.33,51,64 [Button]Delte KSO15 and add KSI0 control signal for SW request
- P.49 [BT]Add R909(NC) for new BT module reserved
- P.11 [Cantiga>Delete R116 for useless
- P.33 [EC]Change R477,R437 to mount and R479,R436 to NC for H model ID change to "10"
- P.25 [LVDS]Change back R393 from 100k to 10k to meet AMD check list 8-8.

### (2008/10/10)

- P.62 [Audio+USB CONN]Swap pin assignment for cable routing smooth.
- P.03 [Penryn]Add C1287(NC) for EMI verification.
- P.33 [EC]Add R910~R933 for EMI verification.
- P.51 [Power Board CONN]Add C1288~C1295(NC) for EMI verification.
- P.17 [VGA>Delete R817,R818 for GPIO9 is VGA\_DIS strap.

### (2008/10/11)

- P.52 [HOLE]Update all holes for ME's requested

### (2008/10/13)

- P.33 [EC>Delete R910~R933 for layout space not enough
- P.51 [Power Board CONN>Delete C1288~C1295 for layout space not enough.
- P.48 [USB]Change CN9 from UB1112C-CA207-7F to UB11123-CA301-7F for ME's concerned.
- P.54 [DCIN&Charger]Add PC194,PC195(NC) for EMI verification

### (2008/10/14)

- P.52 [HOLE>Delete H16,H17,H18 for ME's requested.
- P.17 [VGA]Add R910,R911 for AMD confirm pin DVPPDATA\_22 and DVPPDATA\_23 function
- P.29 [ICH9>Delete R301 for needless
- P.48 [USB]Change CN9 from UB11123-CA301-7F to UB111M3-CA4S4-7F for ME's requested

### (2008/10/15)

- P.16 [VGA]Change R849 from 0ohm to 100ohm and Net for R861.1&R860.1 changed to R\_AT\_XTALIN for MOR's comment
- P.42 [Audio]Add C1288(NC) for EMI verification

### (2008/10/16)

- P.50 [T/P]Reverse CONN for ME's requested

## M850 DVT

### (2008/11/13)

- P.40 [Audio]Reverse JSPK1 pin definiens for ME's cable routing concern
- P.62 [Audio+USB DB]Reverse U\_CN5 pin definiens for ME's cable routing concern
- P.47 [Felica]Reverse CN6 pin definiens for ME's cable routing concern
- P.50 [T/P]Reverse CN7 pin definiens for ME's cable routing concern
- P.18 [VGA]Connect U53.T11&R11 to GND for ATI updated
- P.17 [VGA]Change R815,R814 to NC and R910 to mount for ATI DVPPDATA[23,22] failure issue

### (2008/11/15)

- P.50 [T/P>Delete CN34,R530,R531 for cancel 12pin T/P solution

### (2008/11/17)

- P.26 [HDMI]Change CN31 from QJ5119L-NT03-4F to QJ1119L-NT03-4F(Dip type) for CONN issue

### (2008/11/19)

- P.26 [HDMI]Swap RP47 and RP49 for layout convenient
- P.52 [HOLE]Change U\_H3 size for ME's requested
- P.52 [HOLE>Delete P\_PAD5 and add P\_H3 for ME's requested
- P.52 [HOLE]Change P\_PAD4 size for ME's requested
- P.52 [HOLE>Delete P\_H1 and P\_H2 for ME's requested

### (2008/11/24)

- P.55 [SYS Power (+3\_3V/+5V)] Add test point TP152, TP156
- P.56 [SYS Power(+1\_5V/+1\_05V))] Add test point TP161, TP176
- P.58 [CPU\_Vcore---ISL6266A] Add test point TP179
- P.59 [Others power plane] Add test point TP132, TP133, TP157, TP160, TP177
- P.60 [OVP protection] Add test point TP178

### (2008/12/01)

- P.54 [DCIN&Charger] Add test point TP34, TP37, TP38, TP39
- P.54 [DCIN&Charger] Change PQ5 from AO4433 to SI4825DY-T1-E3 for EMI Issue
- P.58 [CPU\_Vcore---ISL6266A] Add PJ11 for power test

### (2008/12/02)

- P.62 Change U\_CN5 pin33 and Pin34 to connect U\_GND
- P.06 [Clock Gen] Change test point type of TP153,TP154 for L6 requested
- P.63 [Audio]Change U\_R21,U\_R23,U\_R33,U\_R36,U\_R27,U\_R29,U\_R25,U\_R26,U\_R31 and U\_R32 from 0201 to 0402 for L6 requested
- P.33 [EC,LVDS] Add LED\_OFF#(GPIO04) signal to U6.1 and U23.1 for Display Off issue.
- P.25 [LVDS] Change SW1 from 8pin to 12pin for add Instant ON function

### (2008/12/04)

- P.50 [T/P Buttom] Change SW2 and SW3 from 1BT001-1420L-001(160g) to 1BT001-1410L-001(100g) for ME's requested
- P.26 [HDMI] Swap RP47 and RP49 for layout convenience

### (2008/12/05)

- P.52 [HOLE] Change U\_H3 from 1X-HOLE000-0935 to 1X-HOLE000-0959 for ME's requested
- P.52 [HOLE] Change U\_H1 from 1X-HOLE000-0905 to 1X-HOLE000-0958 for ME's requested
- P.52 [HOLE] Change P\_H3 from 1X-HOLE000-0936 to 1X-HOLE000-0960 for ME's requested

### (2008/12/10)

- P.33,34,37,40,43,46,51,54 [Test Pad] Add TP500~TP549 for BFT test pad
- P.54 [DCIN] Delete PL6 for safety concern
- P.37 [GLAN]NC R24,R25,U3,C16 and mount R616 for using M8057 internal EEPROM.
- P.17 [VGA]Update VRAM strp for add Hynix VRAM
- P.33 [EC]Add TP550,TP551 for detect D17 reverse from L6's suggestion
- P.48 [USB]Add TP552~TP554 for detect USB power switch leakage from L6's suggestion

### (2008/12/12)

- P.59 [Other power plane]Change PQ40,PQ41 from SI2316DS-T1-E3 to SI7326DN-T1-E3 for overload test issue.
- P.26 [HDMI]Change R647 and R646 to 3.9k ohm for meet E-DDC spec.
- P.49 [BT]Change CN32 from QT510106-311H-7F to QT510106-312H-7F for ME's requested.

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
Title		History (1)	
Size	Document Number	Rev	
A3	M850-1-01	1.0	
Date:	Thursday, February 26, 2009	Sheet	67 of 69

## M850 DVT

(2008/12/15)

- P.54 [DCIN&Charger] Change PC194, PC195 from NC\_0.1U\_50V\_K 0603 to 220P\_50V\_K 0603 for EMI request
- P.61 [VGA Power] Change PR99 from 6.98K\_F 0402 to 11K\_F 0402 for AMD M92 Power-Play function
- P.61 [VGA Power] Change PR110 from NC\_49.9K\_F 0402 to 19.6K\_F 0402 for AMD M92 Power-Play function
- P.61 [VGA Power] Change PQ12 from NC to mount for AMD M92 Power-Play function
- P.61 [VGA Power] Change PC85 from NC to mount for AMD M92 Power-Play function
- P.61 [VGA Power] Change PR103 from 0\_J 0402 to 1K\_J 0402 for AMD M92 Power-Play function

(2008/12/18)

- P.54 [DCIN&Charger] Change PC28, PC29 from 4.7U\_25V\_K 0805 to 4.7U\_50V\_K 1206 for reducing DC\_IN inrush voltage.
- P.54 [DCIN&Charger] Parallel PR32 and PR165 for reducing DC\_IN inrush voltage.
- P.54 [DCIN&Charger] Change PL1 from SPD8D43PT100M to PCMB063T-100MS for 2nd source implement.
- P.50 [LED] Change R385 from 33ohm to 51ohm for LED brightness issue

(2008/12/19)

- P.60 [OVP Protection] Add PR160 100K\_J 0402 for MOR request.
- P.46 [CAM]Change U41 to MAX4789EUK and delete C815,C816,R626 for VEDS current limit requested.
- P.43 [FAN]Add F10 for prevent FAN sorot issue of MOR requested
- P.24 [CRT]Change R418 and R424 from 22ohm to 33ohm for improve VEDS AGRB issue.
- P.24 [CRT]Change CN2 from DZ11A91-SB281-4F to DZ11A91-SB2SN-4F for ME's requested.

(2008/12/20)

- P14,15 [DDR2]Add C1289,C1290,C1291,C1292,C1293,C1294 (NC) for EMI concern and MOR requested
- P.50 [TP]Change F7 from 0.5A to 0.35A for MOR's requested
- P.47 [Felica]Change F6 from 0.5A to 0.35A for MOR's requested
- P.47 [Felica]Add U56,C1295,C1296,R913 (NC) and R912 for reserve power switch for MOR's requested
- P.40 [Audio]Change R493,R494 from 1k to 47k for Pi-Pi noise issue

(2008/12/22)

- P.35 [Half Mini Card]Add R914 for RF team test VEDS,MP will delete it.
- P.54 [DCIN&Charger]Change TP546-TP549 from 40mil to 60mil for BFT side requested.
- P.23,33 [EC]Change signal name "LED\_OFF#" to "LCD\_OFF#" for MOR's suggestion.
- P.60 [OVP]Change PC41 from 0.01uF to 1nF for Power\_Abnormal\_Conditions issue.
- P.47 [Felica]Delete L60 for needless and SMT requested
- P.48 [USB]Delete L61 for needless and SMT requested

(2008/12/23)

- P.37 [Marvell GLAN]Delete TP538-TP545 for layout space concern
- P.45 [PCI]Change C496 from 27p to 22p for improve crytal accuracy
- P.29 [ICH9]Change footprint of D8 for SMT requested
- P.30 [ICH9]Change footprint of D14 for SMT requested

(2008/12/24)

- P.52 [HOLE]Change H5 from 1X-HOLE000-0925 to 1X-HOLE000-0913 for ME's requested

## M850 PVT

(2008/12/26)

- P.33 [EC] Add R915 for updating Instand On function.

(2009/02/09)

- P.50 [T/P]Update the connection of SW2 and SW3 to correct T/P function
- P.35 [WLAN]Update the connection of WLAN Switch to meet ME's requested

(2009/02/10)

- P.54 [DCIN&Charger] Change PR32, PR165 from 1\_J 1210 to 2\_J 1210 for reducing DC\_IN inrush voltage.
- P.54 [DCIN&Charger] Change PC194, PC195 from 220P\_50V\_K 0603\_NPO to 220P\_50V\_K 0402\_NPO for PUR convenient.
- P.54 [DCIN&Charger] Delete PR12 for unnecessary.
- P.55 [SYS Power(+3\_3V/+5V)] Delete PJ1, PJ2 for unnecessary.
- P.56 [SYS Power(+1\_5V/+1\_05V)] Delete PJ3, PJ4 for unnecessary.
- P.57 [DDR2 Power(+1\_8V/+0\_9V)] Delete PJ5, PJ8 for unnecessary.
- P.58 [CPU\_Vcore---ISL6266A] Delete PR20, PR38, PR46, PR65, PJ11 for unnecessary.
- P.58 [CPU\_Vcore---ISL6266A] Change PC145 from MATSUSHITA, EEEFK1E101XP to CHEMI-CON, EMVE250ADA101MF80G for MOR request.
- P.59 [Others power plane] Delete PR72, PR77, PR89 for unnecessary.
- P.60 [OVP protection] Delete PR97, PR105, PR108 for unnecessary.
- P.61 [VGA Power(ATI VDD)] Delete PJ7, PJ9, PJ10 for unnecessary.

(2009/02/13)

- P.29 [ICH9]Change R573 from mount to NC because BT\_GPIO is not used for M850.
- P.25 [LVDS]Change signal name "INST\_ON\_SW" to "INST\_ON\_SW#" because it's low active.
- P.33 [EC]Change signal name "INST\_ON\_SW" to "INST\_ON\_SW#" because it's low active.

(2009/02/19)

- P.50 [LED]Change R600 from 120ohm to 150ohm to satisfy brightness requested.
- P.47 [Felica]Change F6 from 0.35A to 0.25A for felica module heated concern.
- P.33 [EC]Add R916 for SPI ROM datasheet updated.
- P.52 [HOLE]Change H4 from 1X-HOLE000-0926 to 1X-HOLE000-1052 for ME's requested.
- P.52 [HOLE]Change H12 from 1X-HOLE000-0915 to 1X-HOLE000-1051 for ME's requested.
- P.65 [USB]Change U\_CN1 and U\_CN2 form UB11193-C1308-4F to UB111S3-C1GS6-4H for ME's requested.

(2009/02/20)

- P.59 [Others power plane] Change PQ16 from IRF8714PBF to IRF8736PBF for +1\_8VVRUN voltage drop issue.
- P.60 [OVP protection] Change PR55 from 14.7K\_F 0402 to 18.2K\_F 0402 for BT+ OVP setting.
- P.60 [OVP protection] Change PR143 from 20K\_F 0402 to 26.1K\_F 0402 for +5VALW OVP setting.
- P.60 [OVP protection] Change PR144 from 47K\_F 0402 to 80.6K\_F 0402 for +3VALW OVP setting.
- P.24 [CRT] Change CN2 from DZ11A91-SB2SN-4F to DZ11A91-SA2SN-4H for ME's requested.
- P.47 [Felica]Change F6 from 0.25A to 0.125A for felica module heated concern.

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title <b>History (3)</b>			
Size A3	Document Number M850-1-01	Rev 1.0	
Date:	Thursday, February 26, 2009	Sheet	68 of 69

## M850 PVT

### (2009/02/23)

- P.50 [TP]Change SW2 and SW3 from 19-1BT0011-1003 to 19-SKHMOKE-1000 for ME's requested.
- P.54 [DCIN]Move PC13,PC14,PC15 to the another side of PL8 for improving EMC.
- P.52 [HOLE]Change BOSS3,BOSS6 from connect to GND to NC for improving EMC.
- P.49 [BT]Change CN32 from QT510106-312H-7F to QT510106-312H-7H for ME's requested.
- P.45 [ILINK]Change CN11 from UV31413-RU81P-7F to UV31413-RU82P-7H for ME's requested.
- P.20 [VGA]Add C1297~C1308 for MOR's requested to check PEG signal.

### (2009/02/24)

- P.48 [USB]Change CN9 from UB111M3-CA4S4-7F to UB111M3-CAGS4-7H for MOR's requested.

### (2009/02/25)

- P.52 [HOLE]Change P\_H3 from 1X-HOLE000-0960 to 1X-HOLE000-1054 for EMC's requested.
  - P.33 [EC]Change R915,R613,R475,R629,R435,R431(10K) from 0201 to 0402 for SMT's requested.
- P.33 [EC]Change R173,R197,R203,R75,R124,R442,R440,R447,R432(100K) from 0201 to 0402 for SMT's requested.
- P.33 [EC]Change R476(4.7K) from 0201 to 0402 for SMT's requested.
- P.34 [Flash ROM]Change R233(0) from 0201 to 0402 for SMT's requested.

### (2009/02/25b)

- P.47 [Modem]Add TP600~TP606 for BFT test requested.

### (2009/02/26)

- P.48 [USB]Change C810 from Y5V to X5R for MOR VEDS requested.
- P.40 [Audio]Delete Q27,R450,R614,Q8,R98,R615 for unnecessary to improve BFT test point.

## M851 PVT

### (2009/07/08)

- P.35 [Half Mini Card]Add TP180,TP184 for LED test in L6.
- P.50 [LED&T/P&LID]Add TP181,TP182,TP183 TP185,TP186,TP187,TP188 for LED test in L6.

### (2009/07/09)

- P.06 [Half Mini Card]Change R542,R276,R283,R288,R553,R277,R278,R536,R537,R538,R534 from 0201 to 0402 for SMT's request.
  - P.08 [Cantiga (DMI) ]Change R286,R231,R193,R195 from 0201 to 0402 for SMT's request.
  - P.12 [Cantiga (VCC CORE)]Change R208 from 0201 to 0402 for SMT's request.
  - P.17 [VGA (Strap)]Change R809,R825,R826 from 0201 to 0402 for SMT's request.
  - P.18 [VGA (I/O)]Change R830,R831,R828 from 0201 to 0402 for SMT's request.
  - P.21 [VRAM (GDDR3)]Change R787,R763,R769,R765,R773,R771,RR772,R767,R770 from 0201 to 0402 for SMT's request.
  - P.22 [VRAM (GDDR3)]Change R801,R786,R800 from 0201 to 0402 for SMT's request.
  - P.28 [ICH9-M (LPC,IDE,SATA)]Change R101 from 0201 to 0402 for SMT's request.
  - P.29 [ICH9-M (GPIO)]Change R541,R540,R567, R322,R575,R300,R297,R303 from 0201 to 0402 for SMT's request.
  - P.33 [EC+KBC (WPCE775L)]Change R444,R477 from 0201 to 0402 for SMT's request.
  - P.38 [Audio (CODEC & POWER)]Change R230,R217 from 0201 to 0402 for SMT's request.
  - P.39 [Audio (HP)]Change R893,R894 from 0201 to 0402 for SMT's request.
  - P.41 [Audio (MUTE)]Change R241,R499,R227,R225,R486,R498,R500,R478 from 0201 to 0402 for SMT's request.
- ### (2009/07/13)
- P.39 [Audio (HP)]Change R893,R894 to 0201 again for avoiding side effect.

## M850 MP

### (2009/04/01)

- P.33 [EC]Signal symbol "OVT\_GFX#" change to two-way type for avoiding confusion from SW's suggestion.

### (2009/04/08)

- P.24 [CRT]Change CN2 from FOX\_DZ11A91-SA2SN-4H to FOX\_DZ11A91-SB2SN-4F (same as DVT used) for CONN discoloration issue.
- P.48 [USB2.0]Change CN9 from FOX\_UB111M3-CAGS4-7H to FOX\_UB111M3-CA4S4-7F (same as DVT used) for CONN discoloration issue.
- P.65 [USB DB]Change U\_CN1 and U\_CN2 from FOX\_UB111S3-C1GS6-4H to FOX\_UB11193-C1304-4F for CONN discoloration issue.

### (2009/04/09)

- P.45 [ILINK]Change CN11 from UV31413-RU82P-7H to UV31413-WU82P-7F for CONN discoloration issue.

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title <b>History (4)</b>			
Size A3	Document Number M850-1-01	Rev 1.0	
Date: Monday, July 13, 2009		Sheet	69 of 69