

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Index page			41	EC+KBC (WPCE775L)		
02	BLOCK DIAGRAM			42	Flash ROM/SPI		
03	CLOCK GEN (SL28648BLC)			43	SATA HDD/CD-ROM		
04	Penryn(HOST BUS) 1/3			44	PCI (PCI BUS)		
05	Penryn(HOST BUS) 2/3			45	PCI (ILINK)		
06	Penryn(HOST BUS) 3/3			46	PCI (MS-STD/DUO/MDC/SD)		
07	Cantiga (HOST) 1/7			47	PCI (CF)		
08	Cantiga (DMI) 2/7			48	Bluetooth		
09	Cantiga (GRAPHIC) 3/7			49	Mini-PCIE Card(WLA)		
10	Cantiga (DDR2) 4/7			50	EXPRESS CARD		
11	Cantiga (POWER,VCC) 5/7			51	USB2.0		
12	Cantiga (VCC CORE) 6/7			52	CIR Reciver		
13	Cantiga (VSS) 7/7			53	FAN/ HW Protect		
14	DDR2(SO-DIMM_0) 1/3			54	Daughter Board Conn.		
15	DDR2(SO-DIMM_1) 2/3			55	CAM/OIDE		
16	DDR2(Termination) 3/3			56	AUDIO(CODEC & POWER)		
17	VGA (PCI-E) 1/9			57	AUDIO(AMP & SPK)		
18	VGA (PCI-E BUS)Strap 2/9			58	AUDIO(HP)		
19	VGA(GDDR)# 3/9			59	AUDIO(MUTE)		
20	VGA(GDDR)# 4/9			60	AUDIO(EQ)		
21	VGA(CRT)5/9			61	AVD20(FILTER)		
22	VGA(LVDS/TMDS) 6/9			62	AUDIO(SUBWOOFER AMP)		
23	VGA(XTAL/GPIO) 7/9			63	Audio BOARD conn		
24	VGA(INTER DISPLAY) 8/9			64	LED Status		
25	VGA(POWER/GROUND) 9/9			65	Robson 1.7 Connector		
26	VRAM(GDDR)# 1/2			66	Power Design Diagram		
27	VRAM(GDDR)# 2/2			67	DCIN&Charger		
28	VRAM(BYPASS) 1/2			68	SYS Power (+3_3V/+5V)		
29	VRAM(BYPASS) 2/2			69	SYS Power(+1_5V/+1_05V)		
30	Semi-PnP#			70	DDR2 Power(+1_8V/+0_9V)		
31	CRT			71	CPU_Vcore---ISL6266A		
32	LVDS			72	Others power plan		
33	HDMI			73	OVP protection		
34	Mini-PCIE Card (TV)			74	VGA Power(+1.15V/+1_2V)		
35	ICH9-M(PCI/USB) 1/5			75	HOLE & BOSS		
36	ICH9-M(LPC, IDE, SATA)2/5			76	HISTORY		
37	ICH9-M(GPIO) 3/5			77	HISTORY1		
38	ICH9-M(POWER)4/5			78	Power Sequence Spec		
39	ICH9-M(GND) 5/5			79	Power Sequence Timing		
40	Marvell GLAN(88E8055)			80			

P. Leader	Check by	Design by


DVT to PVT

Project Code & Schematics Subject: M780 EVT Main Board **PCB P/N:** FUBAI 1P-0086102-8010

<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	Index	
Size	Document Number	Rev
A3	M780(MBX-194)	0.1
Date:	Monday, June 16, 2008	Sheet 1 of 79

M780 Montevina Block Diagram



TI CHARGER	
BQ24751 P.63	
INPUTS	OUTPUTS
DC_IN	BT+
	DCBATOUT

SYSTEM DC/DC	
ISL6236IRZA-T P.64	
INPUTS	OUTPUTS
	+5VALW
	+5VALW_LDO
	+3VALW
	+ECVCC
	+15V_ALW

SYSTEM DC/DC	
SC411 P.65	
INPUTS	OUTPUTS
	+1_5VRON
	+1_05VM

SYSTEM DC/DC	
ISL6269A P.66	
INPUTS	OUTPUTS
	+1_8VSDS



SYSTEM DC/DC	
G2998 P.66	
INPUTS	OUTPUTS
	+0_9VRUN

CPU DC/DC	
ISL6266A P.67	
INPUTS	OUTPUTS
	VHCORE




SYSTEM DC/DC	
APL5913 P.70	
INPUTS	OUTPUTS
	+1_5VRUN
	APL5913

SYSTEM DC/DC	
SC411 P.70	
INPUTS	OUTPUTS
	NV_VDD

unstuff	NC_
NB9P-GS + NB9M-GS	NV_
for L model	NV9L_
for M model	NV9M_
B-CAS Card, Felica module for J SKU stuff	LNC_
Roboson,TV Tuner ,IR,Receiver,CF Card Slot unstuff for L Model	
for H M model	NV9HM_
for L model 32Mx32 SDDR3	NV9L32_
for H model	NV9H_
for Qimonda VRAM	NV9QI_
for Samsung VRAM	NV9SAM_



2007/11/12 delete damp resistor



Clock Request	Clock Request Function
CR#3	Pull 475 ohm to ground(FOR ICH9)
CR#4	EXPRESS_CLK_DET#
CR#6	MINI_CARD_DET#
CR#7	CF_REQ_IN#
CR#9	MCH_CLK_REQ#
CR#10	ROBSON_CLK_DET#
CR#11	MINI_CARD_TV_DET#
CR#A	SATACLKREQ#

FSB Frequency Table:

FSLC	FSLB	FSLA	CPU	SRC	PCI
0	0	0	266.66	100	33
0	0	1	133.33	100	33
0	1	0	200	100	33
0	1	1	166.66	100	33
1	0	0	333.33	100	33
1	0	1	100	100	33
1	1	0	400	100	33

close to clk gen (For EMI)




<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **CLOCK GEN (SL28648LFXC)**

Size: A3 Document Number: **M780(MBX-194)** Rev: **0.1**


Date: Sunday, June 29, 2008 Sheet: 3 of 79



H_CPURST# 1 26MIL TP2
as Close as possible to Pin out trace




TP Trace as short as possible




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	Penryn (HOST BUS) 1/3	
Size	Document Number	Rev
A3	M780(MBX-194)	0.1
Date:	Friday, June 13, 2008	Sheet 4 of 79

Place close to CPU




Layout Note:
Zo=55 ohm, 0.5"
max for GTLREF.

Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection. TEST4 and TEST6 and TEST7 pins can be left NC.



Layout Note:
Comp0,2 connect with Zo=27.4 ohm, make trace length shorter then 0.5". Width=19mil(MS)
Comp1,3 connect with Zo=55 ohm, make trace length shorter then 0.5". Width=5mil(MS)

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title Penryn (HOST BUS) 2/3			
Size	Document Number		Rev
A3	M780(MBX-194)		0.1
Date:	Friday, June 13, 2008	Sheet	5 of 79



U2C		
A7	VCC[001]	VCC[068]
A9	VCC[002]	VCC[069]
A10	VCC[003]	VCC[070]
A12	VCC[004]	VCC[071]
A13	VCC[005]	VCC[072]
A15	VCC[006]	VCC[073]
A17	VCC[007]	VCC[074]
A18	VCC[008]	VCC[075]
A20	VCC[009]	VCC[076]
B7	VCC[010]	VCC[077]
B9	VCC[011]	VCC[078]
B10	VCC[012]	VCC[079]
B12	VCC[013]	VCC[080]
B14	VCC[014]	VCC[081]
B15	VCC[015]	VCC[082]
B17	VCC[016]	VCC[083]
B18	VCC[017]	VCC[084]
B20	VCC[018]	VCC[085]
C9	VCC[019]	VCC[086]
C10	VCC[020]	VCC[087]
C12	VCC[021]	VCC[088]
C13	VCC[022]	VCC[089]
C15	VCC[023]	VCC[090]
C17	VCC[024]	VCC[091]
C18	VCC[025]	VCC[092]
D9	VCC[026]	VCC[093]
D10	VCC[027]	VCC[094]
D12	VCC[028]	VCC[095]
D14	VCC[029]	VCC[096]
D15	VCC[030]	VCC[097]
D17	VCC[031]	VCC[098]
D18	VCC[032]	VCC[099]
E7	VCC[033]	VCC[100]
E9	VCC[034]	VCC[101]
E10	VCC[035]	VCC[102]
E12	VCC[036]	VCC[103]
E13	VCC[037]	VCC[104]
E15	VCC[038]	VCC[105]
E17	VCC[039]	VCC[106]
E18	VCC[040]	VCC[107]
E20	VCC[041]	VCC[108]
F7	VCC[042]	VCC[109]
F9	VCC[043]	VCC[110]
F10	VCC[044]	VCC[111]
F12	VCC[045]	VCC[112]
F14	VCC[046]	VCC[113]
F15	VCC[047]	VCC[114]
F17	VCC[048]	VCC[115]
F18	VCC[049]	VCC[116]
F20	VCC[050]	VCC[117]
AZ	VCC[051]	VCC[118]
AA9	VCC[052]	VCC[119]
AA10	VCC[053]	VCC[120]
AA12	VCC[054]	VCC[121]
AA13	VCC[055]	VCC[122]
AA15	VCC[056]	VCC[123]
AA17	VCC[057]	VCC[124]
AA18	VCC[058]	VCC[125]
AA20	VCC[059]	VCC[126]
AB9	VCC[060]	VCC[127]
AC10	VCC[061]	VCC[128]
AB10	VCC[062]	VCC[129]
AB12	VCC[063]	VCC[130]
AB14	VCC[064]	VCC[131]
AB15	VCC[065]	VCC[132]
AB17	VCC[066]	VCC[133]
AB18	VCC[067]	VCC[134]


VCCCP	
G21	VCCCP[01]
V6	VCCCP[02]
K6	VCCCP[03]
LM6	VCCCP[04]
J21	VCCCP[05]
K21	VCCCP[06]
LM21	VCCCP[07]
N21	VCCCP[08]
N6	VCCCP[09]
R21	VCCCP[10]
R6	VCCCP[11]
T21	VCCCP[12]
T6	VCCCP[13]
V21	VCCCP[14]
W21	VCCCP[15]
W21	VCCCP[16]

VCCA	
B26	VCCA[01]
C26	VCCA[02]

VID	
AD6	H VID0 R52
AE5	H VID1 R53
AE5	H VID2 R54
AE4	H VID3 R55
AE3	H VID4 R56
AE3	H VID5 R58
AE2	H VID6 R59

VCCSENSE	
AF7	VCCSENSE
AE7	VSSSENSE


CPU_VCCA---->0.13A
CPU_VCCP---->4.5A
CPU_VCC---->47A



U2D		
A4	VSS[001]	VSS[082]
A8	VSS[002]	VSS[083]
A11	VSS[003]	VSS[084]
A14	VSS[004]	VSS[085]
A16	VSS[005]	VSS[086]
A19	VSS[006]	VSS[087]
A23	VSS[007]	VSS[088]
AF2	VSS[008]	VSS[089]
B6	VSS[009]	VSS[090]
B8	VSS[010]	VSS[091]
B11	VSS[011]	VSS[092]
B13	VSS[012]	VSS[093]
B16	VSS[013]	VSS[094]
B19	VSS[014]	VSS[095]
B21	VSS[015]	VSS[096]
B24	VSS[016]	VSS[097]
C5	VSS[017]	VSS[098]
C8	VSS[018]	VSS[099]
C11	VSS[019]	VSS[100]
C14	VSS[020]	VSS[101]
C16	VSS[021]	VSS[102]
C19	VSS[022]	VSS[103]
C2	VSS[023]	VSS[104]
C22	VSS[024]	VSS[105]
C25	VSS[025]	VSS[106]
D1	VSS[026]	VSS[107]
D4	VSS[027]	VSS[108]
D8	VSS[028]	VSS[109]
D11	VSS[029]	VSS[110]
D13	VSS[030]	VSS[111]
D16	VSS[031]	VSS[112]
D19	VSS[032]	VSS[113]
D23	VSS[033]	VSS[114]
D26	VSS[034]	VSS[115]
E3	VSS[035]	VSS[116]
E6	VSS[036]	VSS[117]
E9	VSS[037]	VSS[118]
E11	VSS[038]	VSS[119]
E14	VSS[039]	VSS[120]
E16	VSS[040]	VSS[121]
E19	VSS[041]	VSS[122]
E21	VSS[042]	VSS[123]
E24	VSS[043]	VSS[124]
F5	VSS[044]	VSS[125]
F8	VSS[045]	VSS[126]
F11	VSS[046]	VSS[127]
F13	VSS[047]	VSS[128]
F16	VSS[048]	VSS[129]
F19	VSS[049]	VSS[130]
F2	VSS[050]	VSS[131]
F22	VSS[051]	VSS[132]
F25	VSS[052]	VSS[133]
G4	VSS[053]	VSS[134]
G1	VSS[054]	VSS[135]
G23	VSS[055]	VSS[136]
G26	VSS[056]	VSS[137]
H3	VSS[057]	VSS[138]
H6	VSS[058]	VSS[139]
H21	VSS[059]	VSS[140]
H24	VSS[060]	VSS[141]
J5	VSS[061]	VSS[142]
J5	VSS[062]	VSS[143]
J22	VSS[063]	VSS[144]
K1	VSS[064]	VSS[145]
K4	VSS[065]	VSS[146]
K23	VSS[066]	VSS[147]
K26	VSS[067]	VSS[148]
L3	VSS[068]	VSS[149]
L6	VSS[069]	VSS[150]
L21	VSS[070]	VSS[151]
L24	VSS[071]	VSS[152]
M2	VSS[072]	VSS[153]
M5	VSS[073]	VSS[154]
M22	VSS[074]	VSS[155]
M25	VSS[075]	VSS[156]
N1	VSS[076]	VSS[157]
N4	VSS[077]	VSS[158]
N23	VSS[078]	VSS[159]
N26	VSS[079]	VSS[160]
P3	VSS[080]	VSS[161]
	VSS[081]	VSS[162]
		VSS[163]

Layout Note: Route VCCSENSE & VSSSENSE traces at 27.4 Ohms with 25 mil spacing to other signals. Place PU and PD within 2 inch of CPU.


Outer width=19 mil spacing=7 mil
Inner width=14 mil spacing=7 mil
Length match < 25 mil






HOST

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title Cantiga (HOST) 1/7			
Size	Document Number		Rev
A3	M780(MBX-194)		0.1
Date:	Friday, June 27, 2008	Sheet	7 of 79

MCH_CFG_2-0 FSB Frequency	000 = FSB1066 ; 010 = FSB800; 011 = FSB667 ; Others = Reserved
MCH_CFG_3-4	Reserved
MCH_CFG_5 DMI X2 Select	Low = DMI X2 High = DMI X4 (Default)
MCH_CFG_6 ITPM Host Interface	Low =The ITPM Host Interface is enabled2 High = The ITPM Host Interface is disabled (default)
MCH_CFG_7 Intel Management Engine Crypto Strap	Low = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel Management Engine Crypto TLS cipher suite with confidentiality (default)
MCH_CFG_8	Reserved
MCH_CFG_9 PCIe Graphics Lane	Low = Reverse Lane High = Normal operation
MCH_CFG_10 PCIe Loopback enable	Low = Enabled3 High = Disabled (default)
MCH_CFG_11	Reserved
MCH_CFG_12 ALLZ	Low = ALLZ mode enabled3 High = Disabled (default)
MCH_CFG_13 XOR	Low = XOR mode enabled3 High = Disabled (default)
MCH_CFG_14-15	Reserved
MCH_CFG_16 FSB Dynamic ODT	Low = Dynamic ODT disabled High = Dynamic ODT enabled (default)
MCH_CFG_17-18	Reserved
MCH_CFG_19 DMI Lane Reversal	Low = Normal operation (Default): Lane Numbered in Order High = Reverse Lanes DMI x4 mode [(G)MCH->1CH] : (3->0, 2-> 1, 1->2 and 0->3) DMI x2 mode [(G)MCH->1CH] : (3->0, 2->1)
MCH_CFG_20	Low = Only digital display port (SDVO/DP/iHDMI) or Digital Display Port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via the PEG port High = Digital display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via the PEG port




TP26 26MIL	1 MCH_RSVD_1	M36	RSVD1
TP27 26MIL	1 MCH_RSVD_2	N36	RSVD2
TP28 26MIL	1 MCH_RSVD_3	R33	RSVD3
TP37 26MIL	1 MCH_RSVD_4	T33	RSVD4
TP38 26MIL	1 MCH_RSVD_5	AH9	RSVD5
TP39 26MIL	1 MCH_RSVD_6	AH10	RSVD6
TP40 26MIL	1 MCH_RSVD_7	AH12	RSVD7
TP41 26MIL	1 MCH_RSVD_8	AH13	RSVD8
TP42 26MIL	1 MCH_RSVD_9	K12	RSVD9
TP43 26MIL	1 MCH_RSVD_10	AL34	RSVD10
TP44 26MIL	1 MCH_RSVD_11	AK34	RSVD11
TP29 26MIL	1 MCH_RSVD_12	AN55	RSVD12
TP45 26MIL	1 MCH_RSVD_13	AM55	RSVD13
TP30 26MIL	1 MCH_RSVD_14	T24	RSVD14
TP46 26MIL	1 MCH_RSVD_15	B31	RSVD15
TP31 26MIL	1 MCH_RSVD_16	B2	RSVD16
TP32 26MIL	1 MCH_RSVD_17	M1	RSVD17
TP33 26MIL	1 MCH_RSVD_20	AY21	RSVD20
TP34 26MIL	1 MCH_RSVD_22	BG23	RSVD22
TP35 26MIL	1 MCH_RSVD_23	BF23	RSVD23
TP47 26MIL	1 MCH_RSVD_24	BH18	RSVD24
TP36 26MIL	1 MCH_RSVD_25	BF18	RSVD25
3 MCH_BSEL0	T25	CFG_0	
3 MCH_BSEL1	R25	CFG_1	
3 MCH_BSEL2	P25	CFG_2	
TP49 26MIL	1 MCH_CFG_3	P20	CFG_4
TP50 26MIL	1 MCH_CFG_4	P24	CFG_5
0402	MCH_CFG_5	C25	CFG_6
R79 NC 2.2K J 1	2	0402	CFG_7
R80 NC 2.2K J 1	1	0402	CFG_8
TP52 26MIL	1 MCH_CFG_8	E21	CFG_9
0402	MCH_CFG_9	C23	CFG_10
TP53 26MIL	1 MCH_CFG_10	C24	CFG_11
TP54 26MIL	1 MCH_CFG_11	N21	CFG_12
TP55 26MIL	1 MCH_CFG_12	P21	CFG_13
TP56 26MIL	1 MCH_CFG_13	T21	CFG_14
TP57 26MIL	1 MCH_CFG_14	R20	CFG_15
TP58 26MIL	1 MCH_CFG_15	M20	CFG_16
TP59 26MIL	1 MCH_CFG_16	L21	CFG_17
TP60 26MIL	1 MCH_CFG_17	H21	CFG_18
TP61 26MIL	1 MCH_CFG_18	P19	CFG_19
TP62 26MIL	1 MCH_CFG_19	R28	CFG_20
TP63 26MIL	1 MCH_CFG_20	T28	
TP137 26MIL	1		
37 PM_SYNC#	H DPRSTP#	E7	PM_SYNC#
5.36,71 H DPRSTP#	PM_EXTTS#0	N33	PM_DPRSTP#
14 PM_EXTTS#0	PM_EXTTS#1	P32	PM_EXT_TSW_0
15 PM_EXTTS#1	IMVP_PVRGRD	A740	PM_EXT_TSW_1
17,34,35,40,41,42,49,50,65 PLT_RST#	100 F 1 R4	2 0402	PWROK
4,36,41 PM_THRMTRIP#	R90 1 R4	2 0402	RSTN#
	DPRSLPVR	T20	THERMTRIP#
		R32	DPRSLPVR
TP64 26MIL	1 NC 1	BG48	NC 1
TP65 26MIL	1 NC 2	BF48	NC 2
TP66 26MIL	1 NC 3	BD48	NC 3
TP67 26MIL	1 NC 4	BC48	NC 4
TP68 26MIL	1 NC 5	BA47	NC 5
TP69 26MIL	1 NC 6	BG47	NC 6
TP70 26MIL	1 NC 7	BE47	NC 7
TP72 26MIL	1 NC 8	BG46	NC 8
TP74 26MIL	1 NC 9	BF46	NC 9
TP75 26MIL	1 NC 10	BG45	NC 10
TP76 26MIL	1 NC 11	BH44	NC 11
TP77 26MIL	1 NC 12	BH43	NC 12
TP78 26MIL	1 NC 13	BH6	NC 13
TP79 26MIL	1 NC 14	BH4	NC 14
TP80 26MIL	1 NC 15	BG4	NC 15
TP81 26MIL	1 NC 16	BH3	NC 16
TP82 26MIL	1 NC 17	BF3	NC 17
TP83 26MIL	1 NC 18	BH2	NC 18
TP84 26MIL	1 NC 19	BG2	NC 19
TP85 26MIL	1 NC 20	BE2	NC 20
TP86 26MIL	1 NC 21	BF1	NC 21
TP87 26MIL	1 NC 22	BD1	NC 22
TP88 26MIL	1 NC 23	BC1	NC 23
TP89 26MIL	1 NC 24	BF1	NC 24
TP90 26MIL	1 NC 25	FL	NC 25
TP91 26MIL	1 NC 26	A47	NC 26





FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: Cañtga (DMI) 2/7	
Size: M780(MBX-194)	Document Number:
Customer:	Rev: 0.1
Date: Friday, June 27, 2008	Sheet 8 of 79




20 mils away from toggling signals.




TYPE is open drawn(Output)
Check list 2.2K to 3.3V
MS90 2.2KK to 3.3V
CRB 2.2KK to 3.3V



External Graphics (GMCH CRT/TVOUT Disable)



214.(Page 9) 07/11/28 Change PCIE Capacitor size from 0402 to 0201




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **Cantiga (GRAPHIC) 3/7**

Size: Document Number
Custom: **M780(MBX-194)** Rev: **0.1**


Date: Friday, June 27, 2008 Sheet 9 of 79

14 M_A_DQ[63..0]




CANTIGA null

15 M_B_DQ[63..0]


















CANTIGA null

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title	Cantiga (DDRII) 4/7		
Size	Document Number		Rev
A3	M780(MBX-194)		0.1
Date:	Friday, June 27, 2008	Sheet	10 of 79



FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title Cantiga (POWER, VCC) 5/7		
Size	Document Number	Rev
A3	M780(MBX-194)	0.1
Date:	Friday, June 27, 2008	Sheet 11 of 79




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **Cantiga (VCC CORE) 6/7**

Size: A3
Document Number: **M780(MBX-194)**
Date: Friday, June 27, 2008

Rev: **0.1**


Sheet 12 of 79



U3I

VSS

CANTIGA null



U3J

VSS

CANTIGA null

VSS NCTF

VSS SCB

NC






NC 26	1	26MIL	TP96
NC 27	1	26MIL	TP97
NC 28	1	26MIL	TP98
NC 29	1	26MIL	TP99
NC 30	1	26MIL	TP100
NC 31	1	26MIL	TP101
NC 32	1	26MIL	TP102
NC 33	1	26MIL	TP103
NC 34	1	26MIL	TP104
NC 35	1	26MIL	TP105
NC 36	1	26MIL	TP106
NC 37	1	26MIL	TP107
NC 38	1	26MIL	TP108
NC 39	1	26MIL	TP109
NC 40	1	26MIL	TP110
NC 41	1	26MIL	TP111
NC 42	1	26MIL	TP112

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **Cantiga (VSS) 7/7**

Size: A3 Document Number: **M780(MBX-194)** Rev: **0.1**

Date: Friday, June 27, 2008 Sheet 13 of 79



SMBus Address: A0H(W)/A1H(R)

Place DIMM_0 near GMCH

206. (Page 14) 07/11/27 change DDR2 CONN(CN1) from FOX_AS0A426-N5SN-7F to FOX_AS0A426_MN2RN_7F


FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **DDR(II)SO-DIMM_0**





Size: Document Number
A3: **M780(MBX-194)**

Date: Friday, June 13, 2008 Sheet 14 of 79

Rev: **0.1**



1.8V per DIMM=3.08A Height = 4 mm










SMBus Address: A4(W)/A5(R)

DIMM_1 is placed farther from the GMCH than DIMM_0

207. (Page 14) 07/11/27 change DDR2 CONN (CN2) from FOX_AS0A426_N4RC_4F to FOX_AS0A426_MARN_7F

FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title DDR(II)SO-DIMM_1	
Size A3	Document Number M780(MBX-194)
Date: Friday, June 13, 2008	Rev 0.1
Sheet 15	of 79





07/11/21 Update current mark

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

File: **VGA (PCI EXPRESS) 1 OF 9**

Size	Document Number	Rev
Custom	M780(MBX-194)	0.1
Date:	Friday, June 13, 2008	Sheet 17 of 79



XCLK_277 0 (Reserved) 1 (27M Hz)	
NB9X TVMODE[2:0] 000	
SUB_VENDOR 0 (No vedio BIOS ROM) 1 (BIOS ROM is present)	ROM_SI (XXXX)
SLOT_CLK_CFG 0 (GPU and MCH not share a common reference clk) 1 (GPU and MCH share a common reference clk)	ROM_SO (1000)
PEX_PLL_EN_TERM 0 (Disable) 1 (Enable)	ROM_SCLK (0010)
USER[3:0] 1000	STRAP0 (1111)
NB9X 3GIO_PADCFG[3:0] 0001	STRAP1 (0001)
NB9X PCI_DEVID[4:0] NB9P-GS X1001 NB9M-GS X1001	STRAP2 (1001)

<< ROM_SI Setting condition >>


H Model
=> 32Mx32bx4 - 0101 Qimonda - 30K pull Low

M Model
=> 32Mx32bx4 - 0101(Qimonda) - 30K pul Low

L Model
=> 32Mx32bx2 - 0101 Qimonda - 30K pull Low

0100 64-bit Reserved
0101 32Mx32 GDDR3 - 136 ball - monolithic 64-bit Qimonda
0110 32Mx32 GDDR3 - 136 ball - monolithic 64-bit Hynix
0111 32Mx32 GDDR3 - 136 ball - monolithic 64-bit Samsung

0000 64-bit Reserved
0001 16Mx32 GDDR3 - 136 ball 64-bit Qimonda
0010 16Mx32 GDDR3 - 136 ball 64-bit Hynix
0011 16Mx32 GDDR3 - 136 ball 64-bit Samsung



Logical Strap bit Mapping

Resister values	Pull-up to VDD	Pull-down to GND
5KΩ	1000	0000
10KΩ	1001	0001
15KΩ	1010	0010
20KΩ	1011	0011
25KΩ	1100	0100
30KΩ	1101	0101
35KΩ	1110	0110
45KΩ	1111	0111

Strap Options

Physical Strapping pin	Power Rail	Logical Strapping pin3	Logical Strapping pin2	Logical Strapping pin1	Logical Strapping pin0
ROM_SI	+3VRUN	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
ROM_SO	+3VRUN	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	+3VRUN	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
STRAP0	+3VRUN	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VRUN	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VRUN	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]






Refer to <GB1 Family Design Guide DG-03276-001_v01_secured>
<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **VGA (PCI-EXPRESS/STRAP) 2 OF 9**

Size: Document Number
A3: **M780(MBX-194)** Rev: **0.1**



Date: Friday, June 13, 2008 Sheet 18 of 79



UAC		3/16 FBC	
27 FBCD[0:63]	FBCD0	D11	FBC D0
	FBCD1	E11	FBC D1
	FBCD2	F10	FBC D2
	FBCD3	D8	FBC D3
	FBCD4	E9	FBC D4
	FBCD5	E9	FBC D5
	FBCD6	E8	FBC D6
	FBCD7	F12	FBC D7
	FBCD8	B11	FBC D8
	FBCD9	C13	FBC D9
	FBCD10	A11	FBC D10
	FBCD11	B8	FBC D11
	FBCD12	A8	FBC D12
	FBCD13	C8	FBC D13
	FBCD14	C11	FBC D14
	FBCD15	C10	FBC D15
	FBCD16	D12	FBC D16
	FBCD17	E13	FBC D17
	FBCD18	F17	FBC D18
	FBCD19	F15	FBC D19
	FBCD20	F16	FBC D20
	FBCD21	E16	FBC D21
	FBCD22	E14	FBC D22
	FBCD23	F13	FBC D23
	FBCD24	D13	FBC D24
	FBCD25	B13	FBC D25
	FBCD26	A13	FBC D26
	FBCD27	A14	FBC D27
	FBCD28	C16	FBC D28
	FBCD29	A17	FBC D29
	FBCD30	B16	FBC D30
	FBCD31	D16	FBC D31
	FBCD32	D24	FBC D32
	FBCD33	D26	FBC D33
	FBCD34	E25	FBC D34
	FBCD35	F25	FBC D35
	FBCD36	F27	FBC D36
	FBCD37	E28	FBC D37
	FBCD38	F28	FBC D38
	FBCD39	D29	FBC D39
	FBCD40	A25	FBC D40
	FBCD41	B25	FBC D41
	FBCD42	D25	FBC D42
	FBCD43	C26	FBC D43
	FBCD44	C28	FBC D44
	FBCD45	B28	FBC D45
	FBCD46	A28	FBC D46
	FBCD47	A29	FBC D47
	FBCD48	E29	FBC D48
	FBCD49	F29	FBC D49
	FBCD50	D30	FBC D50
	FBCD51	E31	FBC D51
	FBCD52	C33	FBC D52
	FBCD53	D33	FBC D53
	FBCD54	F32	FBC D54
	FBCD55	E32	FBC D55
	FBCD56	C29	FBC D56
	FBCD57	B29	FBC D57
	FBCD58	B31	FBC D58
	FBCD59	C31	FBC D59
	FBCD60	B32	FBC D60
	FBCD61	C32	FBC D61
	FBCD62	B34	FBC D62
	FBCD63	B35	FBC D63



07/11/21Update current mark




MBIP-GS-AT1H null

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division



Title: **VGA(GDDR)# 4/9**

Size: Document Number: **M780(MBX-194)** Rvw: **0.1**



Date: Friday, June 13, 2008 Sheet: 20 of 79



CLOSE TO GPU.
75 Ohm to GND when CRT is disabled.




DACA	VGA-CRT	I2CA
DACA-RED	R	
DACA-GREEN	G	
DACA-BLUE	B	
DACA-HSYNC	HSYNC	
DACA-VSYNC	VSYNC	
	VGA-DDCLK	SCL
	VGA-DDCDA	SDA






2007/11/12 Current update to 0.385A

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	VGA (LVDS/TMDS) 6/9	
Size	Document Number	Rev
A3	M780(MBX-194)	0.1
Date:	Friday, June 13, 2008	Sheet 22 of 79










HDCP ROM

- 36 VGA_BITCLK
- 36 VGA_RST#
- 36 VGA_SDATAIN1
- 36 VGA_SDATAO
- 36 VGA_SYNC




GPIO	I/O	Internal pull low	GPIO TABLE	
GPIO0	I	Yes	HDMI Hot Plug Detect 0 (HPD0)	Active High
GPIO1	I	Yes		
GPIO2	O	Yes	LCD BL Brightness(LCD0_BL_PWM)	Active High
GPIO3	O	No	Panel Power(LCD0_VDD)	Active High
GPIO4	O	Yes	LCD Backlight enable(LCD0_BL_EN)	Active High
GPIO5	O	Yes	FOR NVDD 0.9V-1.17V	Active High
GPIO6	O	No	reserve for NVDD adjust.	
GPIO8	O	No	reserve for reset EC	
GPIO9	I	No	System Power Limit Alert Input	Active Low
GPIO10	O	No	Memory Vref switch(MEM_VREF)	Active High
GPIO11	I/O	No	HDMI CEC Function Backup	

SIGNAL	I/O	Description
I2CA_SCL I2CA_SDA	I/O	For CRT VGA I2C_Compatibal Bus Signals
I2CB_SCL I2CB_SDA	I/O	NC(for DVI I2C_Compatibal Bus Signals)
I2CC_SCL I2CC_SDA	I/O	NC(All Other I2C_Compatibal Bus Signals)
I2CD_SCL I2CD_SDA	I/O	NC(Notebook DVI I2C_Compatibal Bus Signals)
I2CE_SCL I2CE_SDA	I/O	Notebook DVI I2C_Compatibal Bus Signals
I2CS_SCL I2CS_SDA	I/O	For VGA thermal I2C_Compatibal Bus Signals. Support a direct interface to the internal temperature sensor





<http://hobi-elektronika.net>

FOXCONN		HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division	
VGA (INTER DISPLAY) 8/9			
Title	Document Number		Rev
	M780(MBX-194)		0.1
Date:	Tuesday, June 17, 2008	Sheet	24 of 79



PLACE NEAR BALLS

NEAR BGA







FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VGA(POWER/GROUND) 9/9**





Size: Document Number
A3: **M780(MBX-194)** Rev: **0.1**

Date: Friday, June 13, 2008 Sheet 25 of 79








MIRROR TABLE







MF STATE	LOW	HIGH	SIGNAL
H3	H10	RAS#	RAS#
F4	F9	CAS#	CAS#
H9	H4	WE#	WE#
F9	F4	CS#	CS#
H4	H9	CKE	CKE
K4	K9	A0	A0
H2	H1	A1	A1
K3	K10	A2	A2
M4	M9	A3	A3
K9	K4	A4	A4
H11	H2	A5	A5
K10	K3	A6	A6
L9	L4	A7	A7
K11	K2	A8	A8
M9	M4	A9	A9
K2	K11	A10	A10
L4	L9	A11	A11
O4	G9	BA0	BA0
G9	G4	BA1	BA1
H10	H3	BA2	BA2



CMDO	0..30	32..63
CM00	A4	
CM01	RAS#	RAS#
CM02	A5	
CM03	BA1	BA1
CM04	BA2	BA2
CM05	A6	A6
CM06	A7	A7
CM07	CS1#	CS1#
CM08	CS0#	CS0#
CM09	A11	A11
CM10	CAS#	CAS#
CM11	WE#	WE#
CM12	BA0	BA0
CM13	A8	A8
CM14	A12	A12
CM15	RST/ODT	RST/ODT
CM16	A7	A7
CM17	A10	A10
CM18	CKE	CKE
CM19	A0	A0
CM20	A9	A9
CM21	A6	A6
CM22	A2	A2
CM23	A8	A8
CM24	A3	A3
CM25	A1	A1
CM26	A13	A13
CM27	BA2	BA2
CM28	RFU0	RFU0
CM29	RFU1	RFU1
CM30	RFU2	RFU2



VREF	
H	50%
L	70%



7/19 FAE Suggest: Ball to termination resistor trace length < 75ps

VRAM_VREF is 70%FBVDDQ for GDDR3 1.26V





FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **VRAM(GDDR)# 1/2**

Size: **Document Number M780(MBX-194)**


Rev: **0.1**

Date: **Friday, June 13, 2008** Sheet: **26 of 79**



MIRROR TABLE

MF STATE	LOW	HIGH	SIGNAL
H3	H10	RAS#	RAS#
F4	F9	CAS#	CAS#
H9	H4	WE#	WE#
F9	F4	CS#	CS#
H4	H9	CKE	CKE
K4	K9	A0	A0
H2	H11	A1	A1
K3	K10	A2	A2
M4	M9	A3	A3
K9	K4	A4	A4
H11	H2	A5	A5
K10	K3	A6	A6
L9	L4	A7	A7
K11	K2	A8	A8
M9	M4	A9	A9
K2	K11	A10	A10
L4	L9	A11	A11
G4	G9	BA0	BA0
G9	G4	BA1	BA1
H10	H3	BA2	BA2










FBCD[0:63] 20
 FBCDOM[7..0] 20
 FBCRDQS[7..0] 20
 FBCWDQS[7..0] 20


R6,R15 (120 ohm-360 ohm)
 240 ohm --> Output impedance 40 ohm

VRAM_VREF is 70%FBVDDQ for GDDR3 1.26V

19.23.26 NV_PWR_MIZER 1 NV_PWR_MIZER



FBCD[0:63] 20
 FBCDOM[7..0] 20
 FBCRDQS[7..0] 20
 FBCWDQS[7..0] 20











FBD_A5
 FBD_A4
 FBD_A3
 FBD_A2

FBC_A[0..12] 20


	0..30	32..63
CMD0	A4	RAS#
CMD1	RAS#	RAS#
CMD2	A5	A5
CMD3	BA1	BA1
CMD4	A2	A2
CMD5	A4	A4
CMD6	A3	A3
CMD7	CS1#	CS1#
CMD8	CS0#	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	A5
CMD14	A12	A12
CMD15	RST/ODT	RST/ODT
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	CKE
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	A2
CMD23	A8	A8
CMD24	A3	A3
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28	RP00	RP00
CMD29	RP01	RP01
CMD30	RP02	RP02

		VREF	
NV_PWR_MIZER	H	50%	
	L	70%	








Semi-PnP Circuit




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
Semi-PnP			
Size	Document Number		Rev
Custom	M780(MBX-194)		0.1
Date:	Friday, June 13, 2008	Sheet	30 of 79





CRT CONNECTOR



BLU CONNECTOR



LVDS CONNECTOR



Current limit is from 1.1A to 2.1A.


Place C650 close to CN3

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **LVDS**



Size: Document Number
A3: **M780(MBX-194)** Rev: **0.1**

Date: Tuesday, July 01, 2008 Sheet 32 of 79










Data line capacitance to GND need less than 10pF, so those parts need close to HDMI connector

HDMI CONNECTOR






FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title	HDMI
Size	Document Number
A3	M780(MBX-194)
Date:	Friday, June 13, 2008
Sheet	33 of 79
Rev	0.1





PCI Pullups



Strap for Boot-BIOS

	GNT0#	SPI_CS1#
LPC(Default)	Hi	Hi
PCI	Hi	Low
SPI	Low	Hi

Place within 500 mils of ICH

- USB Port0 -- USB Port0
- USB Port1 -- USB Port1
- USB Port2 -- USB Port2
- USB Port3 -- X
- USB Port4 -- Bluetooth
- USB Port5 -- Express Card
- USB Port6 -- Finger print (Bottom Board)
- USB Port7 -- Camera
- USB Port8 -- OIDE
- USB Port9 -- CIR
- USB Port10 -- WIMAX
- USB Port11 -- X

Place within 500 mils of ICH and don't routing next to high speed signals


FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **ICH9-M (PCI/DMI/USB/PCIE) 1/5**

Size: Document Number
 A3: **M780(MBX-194)**






Date: Friday, June 13, 2008 Sheet 35 of 79


Rev: **0.1**











The traces inside this block should be wider.

Internal VRM enabled for VccSus1_05, VccSus1_5, VccCLL1_5, VccLAN1_05 and VccCLL1_05	
INTVRMEN	Low= Internal VR Disabled High= Internal VR Enabled(Default)








Stuff for No-reboot
Low=Default
High=No-reboot




SMBus Address: AEH



Change to 0402

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title ICH9-M(GPIO) 3/5			
Size A3	Document Number M780(MBX-194)		Rev 0.1
Date: Friday, June 13, 2008	Sheet 37	of 79	



152. (Page 38) 07/11/15 change voclan3.3 from +3VSUS to +3VRUN








153. (Page 38) 07/11/15 change vccCL3.3 from +3VSUS to +3VRUN

U19E		H5	
AA26	VSS6	VSS126	J23
AA27	VSS7	VSS127	J26
AA3	VSS8	VSS128	J27
AA6	VSS9	VSS129	AC22
AB1	VSS10	VSS16	K28
AA23	VSS5	VSS130	K29
AB28	VSS11	VSS131	L13
AB29	VSS12	VSS132	L15
AB4	VSS13	VSS133	L2
AB5	VSS14	VSS134	L26
AC17	VSS15	VSS135	L27
AC26	VSS17	VSS136	L5
AC27	VSS18	VSS137	L7
AC3	VSS19	VSS138	M12
AD1	VSS20	VSS139	M13
AD10	VSS21	VSS140	M14
AD12	VSS22	VSS141	M15
AD13	VSS23	VSS142	M16
AD14	VSS24	VSS143	M17
AD17	VSS25	VSS144	M23
AD18	VSS26	VSS145	M28
AD21	VSS27	VSS146	M29
AD28	VSS29	VSS147	N11
AD29	VSS30	VSS148	N12
AD4	VSS31	VSS149	N13
AD5	VSS32	VSS150	N14
AD6	VSS33	VSS151	N15
AD7	VSS34	VSS152	N16
AD9	VSS35	VSS153	N17
AE12	VSS36	VSS154	N18
AE13	VSS37	VSS155	N26
AE14	VSS38	VSS156	N27
AE16	VSS39	VSS157	P12
AE17	VSS40	VSS158	P13
AE2	VSS41	VSS159	P14
AE20	VSS42	VSS160	P15
AE24	VSS43	VSS161	P16
AE3	VSS44	VSS162	P17
AE4	VSS45	VSS163	P2
AE6	VSS46	VSS164	P23
AE9	VSS47	VSS165	P28
AF13	VSS48	VSS166	P29
AF16	VSS49	VSS167	P4
AF18	VSS50	VSS168	P7
AF22	VSS52	VSS169	R11
AH26	VSS53	VSS170	R12
AE26	VSS54	VSS171	R13
AE27	VSS55	VSS172	R14
AF5	VSS56	VSS173	R15
AF7	VSS57	VSS174	R16
AF9	VSS58	VSS175	R17
AG13	VSS59	VSS176	R18
AG16	VSS60	VSS177	R28
AG18	VSS61	VSS178	T12
AG20	VSS62	VSS179	T13
AG23	VSS63	VSS180	T14
AG3	VSS64	VSS181	T15
AG6	VSS65	VSS182	T16
AG9	VSS66	VSS183	T17
AH12	VSS67	VSS184	T23
AH14	VSS68	VSS185	B26
AH17	VSS69	VSS186	U12
AH19	VSS70	VSS187	U13
AH2	VSS71	VSS188	U14
AH22	VSS72	VSS189	U15
AH25	VSS73	VSS190	U16
AH28	VSS74	VSS191	U17
AH5	VSS75	VSS192	AD23
AH8	VSS76	VSS193	U26
AJ12	VSS77	VSS194	U27
AJ14	VSS78	VSS195	U3
AJ17	VSS79	VSS196	V1
AJ8	VSS80	VSS197	V13
B11	VSS81	VSS198	V15
B14	VSS82	VSS199	V23
B17	VSS83	VSS200	V28
B2	VSS84	VSS201	V29
B20	VSS85	VSS202	V4
B23	VSS86	VSS203	V5
B5	VSS87	VSS204	W26
B8	VSS88	VSS205	W27
C26	VSS89	VSS206	W3
C27	VSS90	VSS207	Y1
E11	VSS91	VSS208	Y28
E14	VSS92	VSS209	Y29
E18	VSS93	VSS210	Y4
E2	VSS94	VSS211	Y5
E21	VSS95	VSS212	AG28
E24	VSS96	VSS213	AH6
E5	VSS97	VSS214	AF2
E8	VSS98	VSS215	B25
F16	VSS99	VSS216	A1
F28	VSS100	VSS217	A2
F29	VSS101	VSS218	A28
G12	VSS102	VSS219	A29
G14	VSS103	VSS220	AH1
G18	VSS104	VSS221	AH29
G21	VSS105	VSS222	AJ1
G24	VSS106	VSS223	AJ2
G26	VSS107	VSS224	AJ28
G27	VSS108	VSS225	AJ29
G8	VSS109	VSS226	B1
H2	VSS110	VSS227	B29
H23	VSS111	VSS228	
H28	VSS112	VSS229	
H29	VSS113	VSS230	
H29	VSS114	VSS231	
H29	VSS115	VSS232	
H29	VSS116	VSS233	
H29	VSS117	VSS234	
H29	VSS118	VSS235	
H29	VSS119	VSS236	
H29	VSS120	VSS237	
H29	VSS121	VSS238	
H29	VSS122	VSS239	
H29	VSS123	VSS240	
H29	VSS124	VSS241	
H29	VSS125	VSS242	


ICH9M
null

<http://hobi-elektronika.net>



















FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
ICH9-M(GND) 5/5			
Size	Document Number		Rev
A3	M780(MBX-194)		0.1
Date:	Friday, June 13, 2008	Sheet	39 of 79



when used 8057 please NC these components please mark on our schematic.




- BFT Test Pad
- TRD3N_RJ45 1 TP191 tpc40L50
 - TRD3P_RJ45 1 TP206 tpc40L50
 - TRD2N_RJ45 1 TP193 tpc40L50
 - TRD2P_RJ45 1 TP194 tpc40L50
 - TRD1N_RJ45 1 TP195 tpc40L50
 - TRD1P_RJ45 1 TP196 tpc40L50
 - TRD0N_RJ45 1 TP197 tpc40L50
 - TRD0P_RJ45 1 TP198 tpc40L50




W780 Model System ID definition table with columns H, N, L (32M) and rows SysID0 through SysID3.



41 SPI_ROM_SDI → SPI_ROM_SDI
 41 SPI_ROM_SDO → SPI_ROM_SDO
 41 SPI_ROM_CLK → SPI_ROM_CLK



SPI ROM




EXTERNAL SPI ROM INTERFACE




JIG-120

SATA HDD CONN (FPC)









SATA0 : HDD or SSD (just connect to 24 Pin connector)
 SATA1 : ODD (fixed)
 SATA4 : HDD.(fixed for Single HDD connector)
 SATA5 : SSD.(just connect to 24 Pin connector)

SATA HDD CONN1 (FPC)



SATA ODD CONN (FPC)







PCI / OTHER

UDIO5 = 0, USE EXTERNAL ROM


L: R/W
H: Read only

DVT to PVT 0612



iLink CONN.


118. (Page 30) 07/11/12 Change L29 from 1L-FTR1DB6-5600 to 1L-F0D6560-TE00.



iLink CONN.


AS CLOSE AS POSSIBLE TO R5C833

204. (Page 45) 07/11/27 change iLink CONN from FOX_UV31413-WR56P-7F to FOX_UV31413-WZ03P-7F.




AS CLOSE AS POSSIBLE TO R5C833


FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title PCI (ILink)	
Size A3	Document Number M780(MBX-194)
Date Sunday, June 29, 2008	Rev 0.1
Sheet 45	of 79






SD CONN.









MS STD/DUO CONN.




MDC CONN.






FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title PCI (CF)	
Size A3	Document Number M780(MBX-194)
Date: Friday, June 13, 2008	Rev 0.1
Sheet 47	of 79

Bluetooth connector











Mini-PCIE Card connector(WLA)




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	Mini-PCIE Card(WLA)	
Size	Document Number	Rev
A3	M780(MBX-194)	0.1
Date:	Friday, June 13, 2008	Sheet 49 of 79

VOLTAGE INPUTS ⁽¹⁾					LOGIC INPUTS			VOLTAGE OUTPUTS ⁽²⁾			MODE ⁽³⁾
AUXIN	3.3VIN	1.5VIN	SHDN	STBY	CP ⁽⁴⁾	AUXOUT	3.3VOUT	1.5VOUT			
Off	x	x	x	x	x	Off	Off	Off		OFF	
On	x	x	0	x	x	GND	GND	GND		Shutdown	
On	x	x	1	x	1	GND	GND	GND		No Card	
On	On	On	1	0	0	On	Off	Off		Standby	
On	On	On	1	1	0	On	On	On		Card Inserted	


+1_5V=>0.65A
+3_3VAux=>0.275A
+3_3V=>1.3A






135. (Page 51) 07/11/12 remove U41 power switch to 41 pag.

USB connector *1




FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title	USB2.0
Size	Document Number
A3	M780(MBX-194)
Date:	Monday, June 16, 2008
Sheet	51 of 79
Rev	0.1

IR Receiver connector




CIR


FAN circuit




CPU Thermal-Sensor



HW THERMAL PROTECTION




VGA Thermal-Sensor



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title	FAN / HW THERMAL PROTECTION		
Size	Document Number		Rev
A3	M780(MBX-194)		0.1
Date:	Friday, June 13, 2008	Sheet	53 of 79




To Power Button Board Connector



BFT test pad (TOP Side)




BFT test pad (BOT Side)




DVT to PVT 0527

To TV Function Board Connector

(FFC)




To Touch Pad Board Connector (FFC)




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title POWER+ FP+ T/P+LED CONNECTOR			
Size A3	Document Number		Rev 0.1
Date: Friday, June 27, 2008	Sheet 54 of 79		

OIDE Connector






CAMERA +MIC CONN.

DVT to PVT 0611





- TP51 tpc40t_50 1 USB_VCC7_F
- TP126 tpc40t_50 1 USB_PN7_F
- TP128 tpc40t_50 1 USB_PP7_F
- TP127 tpc40t_50 1
- TP139 tpc40t_50 1 DMIC_CLK
- TP160 tpc40t_50 1 DMIC_DATA

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	OIDE/CAM	
Size	Document Number	Rev
A3	M780(MBX-194)	0.1
Date:	Friday, June 13, 2008	Sheet 55 of 79





AUDIO POWER (Change to 4.75V/200mA)





FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	AUDIO(CODEC & POWER)	
Size	Document Number	Rev
A3	M780(MBX-194)	0.1
Date:	Wednesday, June 25, 2008	Sheet 56 of 79


SPEAKER AMP




INTERNAL SPEAKER Connector




SPEAKER POWER




Close to Amp




GAIN






To Audio Board

FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title AUDIO (HP)	
Size A3	Document Number M780(MBX-194)
Date: Friday, June 13, 2008	Rev 0.1
Sheet 58	of 79






<http://hobi-elektronika.net>

FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title AUDIO(EQ)	
Size	Document Number
Custom	M780(MBX-194)
Date:	Friday, June 13, 2008
Sheet	60 of 78
Rev	0.1

Filter Circuit

Vendor recommendation not use for
 1) Input impedance
 As described in the datasheet (P5), match input impedance at IN+ and IN-.
 We are afraid of pop noise on this board.
 Current SWF impedance is too big, so we recommend to reduce SWF output impedance.
 Does R2164, R2165 and C237 Circuit need?




FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title Filter Circuit		
Size	Document Number	Rev
Custom	M780(MBX-194)	0.1
Date:	Friday, June 13, 2008	Sheet 61 of 79


SUB_WOOFER AMP

C479, C484
Locate them close to PVDD pin






2W AMP



SUB_WOOFER POWER




Audio Board connector




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
Audio Board conn			
Size	Document Number		Rev
A3	M780(MBX-194)		0.1
Date:	Wednesday, June 25, 2008	Sheet	63 of 79

MS/SD LED




230. (Page 64) 07/12/05 Change MS/SD LED control signal share one LED

WLAN/BLUETOOTH LED




232. (Page 64) 07/12/05 Change Wireless/Bluetooth LED control signal share one LED


HDD/ODD LED






Charge LED



DVT to PVT 0518





DCBATOUT

ALW_ON

DCBATOUT

SUS_ON

DCBATOUT

RUN_ON1

DCBATOUT







RUN_ON1

DCBATOUT

IMVP_VR_ON

DCBATOUT

RUN_ON1



System

+5VALW/6A

System

+3VALW/5A

+12V For Load switch

+1_8VSUS/12A

+1_05VRUN/5A

+1_5VRUN/4.5A

VHCORE/50A

NV_VDD (0.9V/1.2V)/21A

SUS_ON

RUN_ON

SUS_ON

RUN_ON

N-Channel transistor

N-Channel transistor

N-Channel transistor

GMT G909 LDO

N-Channel transistor

G2998 LDO

RUN_ON1

+5VSUS/1A

+5VRUN/4.5A

+3VSUS/1A

+3VRUN/3.5A


+ECVCC/100mA

+1_8VRUN/5A

PEX_VDD (0.9V)/2A

PEX_VDD (1.113V)/1.6A

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title Power Design Diagram			
Size	Document Number	Rev	
Custom	M780(MBX-194)	0.1	
Date:	Friday, June 13, 2008	Sheet	66 of 79



charge current set table:

charge current	CHARGE_CTRL D/A pin voltage setting	Required charge current control
1.5A	3.06V	High current
800mA	1.6V	Middle current
350mA	0.72V	Low current
0A	0V	charge OFF

$VREF=3.3V \rightarrow V_{dac}$
 $V_{bat} = cell\ count * [4V + 0.5 * (V_{adj} / V_{vdd})]$
 (4.2V/cell when V_{adj} connected to REGN)
 $I_{charge} = (V_{srset} / V_{vdd}) * (0.1 / PR12) = 1.5A$
 $I_{adaptor} = (V_{vacset} / V_{vdd}) * (0.1 / PR1) = 5.7A$
 $IADAPT = (V_{vacp} - V_{vacn}) * 20$
 Input OCP : $I_{adaptor} * 1.5 = 8.55A$
 Input OVP : 22.2V
 Input UVP : 17V
 Battery OCP : $I_{charge} * 145\%$
 Battery OVP : $V_{bat} * 104\%$
 Pre-charge : $< 2.9V/cell \Rightarrow I_{charge} / 8$
 Battery OTP : $T_{shut} = 155\text{ degree}$
 $F_{sw} = 300KHz$
 Time that input current limit :
 $t = (C_{acop} * 2) / (18\mu A / V * V(PVCC - AC))$

CHGEN# : Enable ==> L
 Disable ==> H
 ACGOOD# : $V_{acdet} > 2.4V \Rightarrow L$
 $V_{acdet} < 2.4V \Rightarrow H$


CELLS	CELL COUNT
FLOAT	2
AGND	3
VREF	4

FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title: **DCIN&Charger**

Size: Document Number
Customer: **M780(MBX-194)** Rev: **0.1**

Date: Tuesday, June 17, 2008 | Sheet: 67 of 79



+5VALW OCP trigger point 11A


TON	Operating Frequency (+5VALW/+3VALW)
VCC	200KHz/300KHz
REF (OPEN)	400KHz/300KHz
GND	400KHz/500KHz

SKIP#	Operating Mode
GND	Pulse-Skipping
REF	Ultrasonic-Skip
VCC	PWM


$$L = VOUT(VIN - VOUT) / (VIN * f * LIR * ILOAD(MAX))$$

$$Rocp = (Iocp - Iripple / 2) * (10 * Rds(on)) / 5u$$


$$+5VALW = ((PR28 / PR30) + 1) * VFB1$$



Setting OCP trigger point > 7.5A
 $V_o = (1 + (PR197/PR198)) * 0.5 = 1.525V$
 $I_{oc} = (I_{trip} * R_{trip}) / R_{dson} = (10\mu A * PR194) / R_{dson}$
 Operating Frequency : 330KHz (308K-345K)
 OVP => VFB * 116%
 UVP => VFB * 70%



Setting +1.05V OCP trigger point > 9.1A
 $V_o = (1 + (PR210/PR211)) * 0.5 = 1.054V$
 $I_{oc} = (I_{trip} * R_{trip}) / R_{dson} = (10\mu A * PR208) / R_{dson}$
 Operating Frequency : 300KHz (284K-331K)
 OVP => VFB * 116%
 UVP => VFB * 70%




OCP Setting

Switching Frequency = 275KHz

OCP point = 63.3A



OCP point => $I_{oc} = (R_{oc} * 10uA) / R_{droop}$, $R_{droop} = 2.1mV$

Load line adjust => PR108 (greater => load line deepen)




Discharge circuit for power-off

242. (Page 72) 07/12/10 add ODD POWER plan.
 DVT R5250 mount, PR163 NC
 PVT :R5250 mount, PR180, PR174, PR163, PQ165, PQ55, PC121, PC227 all NC



3/28 Change to MMVZ5231BPT to improve SCP function


Change VREGN to +5VALW_LDO



120W adaptor
PWRLIMIT 1.2V/114W

Adaptor max load: 7.7A under 3 sec
Adaptor OCP: 9.7A typ
11A max

System SCP protect




3/28 Add battery UVP protect circuit to separate SCP and OCP function.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
OVP protection			
Size	Document Number		Rev
Custom	M780(MBX-194)		0.1
Date:	Friday, June 13, 2008	Sheet	73 of 79


HOLE (TOP SIDE)

HOLE (BOTTOM SIDE)


Type 1





Type 2




Type 3



Type 4




Type 5




Type 6




Type 2



Type 3




Type 4






Type CPU



DVT to PVT 0617



Robason Hole





DVT to PVT 0611

DVT to PVT



DVT to PVT 0518



FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	HOLE & BOSS	
Size	Document Number	Rev
A3	M780(MBX-194)	0.1
Date:	Wednesday, June 25, 2008	Sheet 75 of 79

EVT TO DVT

Page 20 .Add power source for FB_DLLAVDD1 & FB_PLLAVDD1

Page 61. change R2164 from 1k to 2.7K for MOR request

Page 57. change SPK AMP Gain setting to 18dB for MOR request

Page 48,49. change BT LED control signal source from BT module directly

Page 32,41. Use SW1 one pin to disable Fan monitor function

Page 54. F11,F12,F18,F19 change from 350mA to 250mA

Page 59. Change Q4019 pin 2 from +3VALW to +5VALW

Page 37. Change EC_OU71 pin to GPIO12

Page 41. Add R572,R573,R574 pull low

Page 61. R259 NC

Page 41. Add C465,C466 47pF pull low

Page 24. Add R586,R590 for MOR request.

Page 3. Add R5248 in series for MCH_CLK_REQ#.

Page 47. Add F27 Poly switch for CF card protection.

Page 37. Add D9 diode for RUNTIME_SCI# leakage.

Page 41. Add D17,D24 for EC_RCIN#,EC_A20GATE leakage.

Page 23. Add R1779 for PWRNTL_0 pull high.

Page 37. Add R455 for Finger print Detect.

Page 60,63. Remove C4830,R740,R743,R745 for MOR request.

Page 33. Add R340,Q122,R2373,Q123 for HDMI drop issue.

Page 3. Add C820 ,C821 for Robson CLK to match rising and falling time spec.

Page 52. Add F13 for CIR FFC protection.

Page 40. Add R75 ,R5249,C138 for 8057 used

Page 49. Remove C18,add R617 for MOR request.

Page 41. Add C913 for EMI.

Page 42. Add C962 for EMI.

Page 53. Add C967 for EMI.

Page 71. Add C968 for EMI.

Page 68. Add C990 for EMI.

Page 74. Add C991 for EMI.

Page 32. Add C992 for EMI.

Page 56. Add C368 for TV .

Page 60. change C4820,C4822,C4825,C4827 to 0.047U
R5146,R5151 to 1.8k R151,R5152 to 0.5.6k

Page 61. change R244,R249 to 15k R2160 to 18k, PR523,PR524 to 15k, C367 to 0.022U, R2164 to 1.8k.

Page 31. Add C467,C468,C469 for EMI.

Page 46. Mount C453 for EMI.

Page 41. Add R575 for CF always power on.

Page 37. Remove R455,R486 for FP_DET#,change by BIOS detect.

Page 6. add C88,C89 for MOR request.

Page 72. add R5250 for MOR request.

Page 34. add C370,C369 for EMI

Page 41. add C371 for EMI

Page 29. add C993 for EMI

Page 26. add C994 for EMI

Page 41. change charge LED to high active.

Page 57. add C995 for EMI.

Page 33. add C997 for EMI.

Page 62. add C90 for EMI.

Page 41. add C91 for EMI.

Page 54. add C238 for EMI.

Page 47. add U17 ,R91,R92 for CF solution.

Page 73. change PR181 from 34k to 31.6k for changing power limit from 118W to 114W

DVT to PVT

Page 64(LED Status) .charging LED logic change

Page 75(HOLE & BOSS) .Add AMI label on M/BD

Page 31(CRT) .change VSYNC and HSYNC resistor and capacitor for SI test fail.

Page 54(Daughter Board Conn) .change PWR and Suspend LED logic same as M760 for more brightness.

Page 47(PCI CF) .separate CF controller power and card power for hot-plug issue.

Page .change NV9P,9M ,HDCP KEY HH P/N

Page 17(VGA (PCI-E) 1/9) .L4049 change vendor

Page 41(EC+KBC (WPCE775L) .change RP24,RP25 to +3VALW

Page 67(DCIN&Charge) .Delete P11 and Charge P2

Page 68(SYS Power(+3.3V/+5V) .Delete PJ3 and PJ4

Page 69(SYS Power(+1.5V/+1.05V) .Delete PJ7 and PJ8

Page 70(DDR2 Power(+1.8V/+0.9V) .Delete PJ10 and PJ13

Page 71(CPU_Vcore---ISL6266A) .Delete PJ12

Page 74(VGA Power(0.9V/+1.05V) .Delete PJ15,PJ16,PJ17

Page 43(SATA HDD/CD-ROM) .change CN126 to KOTL

Page 3(CLOCK GEN (SL28648BLC) .U123 change HH P/N

Page 18(VGA (PCI-E BUS)Strap 2/9) .add samsung VRAM strap pin

Page 55(OIDE/CAM) .change OIDE connector to LNC PVT 0605.pdf

Page 60(AUDIO(EQ) .C4820,C4822,C4825,C4827; Change from 0.047u/50V to 0.015u/25V,R5146,R5151; Change from 1.8k to 3.3k

Page 61(AVD20 (Filter Circuit) R2164 change to 1k,R2165 change to 4.7k

Page 72(Other power plan) .R5250 mount,PR180, PR174, PR163, PQ165, PQ55, PC121, PC227 all NC

Page 51(USB 2.0) .add USB connector TID No.

Page 55(OIDE/CAM) .change camera connector for easy to unplug.

Page 43(SATA HDD/CD-ROM) .change ODD connector to 14 pin

Page 75(HOLE & BOSS) .change H48 to PTH type

Page 55(OIDE/CAM) .reserve 3.3V for camera module.

Page 47(PCI CF) .change discharge circuit for CF card power,add 4.7U for CF card power ,change CF card LED power source.

Page 45(PCI (ILINK) .change Y5 capacitor for accuracy.

Page 71(CPU_Vcore---ISL6266A) .PR429 NC

Page 67(DCIN&Charger) .PCN2 add two pillars to fix position for our production line smoothly. PVT 0613.pdf

Page 1(index) .change HH P/N

Page 75(HOLE & BOSS) .add two PAD for ME request

Page 68(SYS Power (+3.3V/+5V) .PU2 Pin9 ,pin10 connect from +5VALW_PWM to +5VALW PVT 0617.pdf

Page 41(EC+KBC (WPCE775L) .mount R516,C592 for EMI

Page 24(VGA (INTER DISPLAY) 9/9) .mount C828 for EMI

Page 41(EC+KBC (WPCE775L) .add C998 for EMI

Page 48(blueetooth) .add C999 for EMI

Page 40(Marvell GLAN(88E8055) .add C1000 for EMI

Page 72(Other power plan) .add C1001 for EMI

Page 41(EC+KBC (WPCE775L) .add C1002 for EMI

Page 56(AUDIO(CODEC & POWER) .add C1003 for EMI

Page 54(Daughter Board Conn) .add C1004,C1005 for EMI

Page 54(Daughter Board Conn) .add L31,L32 for EMI

Page 23(VGA (XTAL/GPIO) 7/9) . reserve D10,R5251,R5252,C93,R1780 for HDMI Audio issue.

Page 56(AUDIO(CODEC & POWER) . reserve R749,C12 for HDMI Audio issue.

Page 63(Audio BOARD conn) . mount R741,change R744 to C807 0.1u for EMI

Page 56(AUDIO(CODEC & POWER) .change R5222 to C809 0.1uf for EMI.

Page 42(AUDIO(Flash ROM/SPI) .CN16 change from 1200 to 1203 for EOL issue.

Page 65(Robson 1.7 Connector) .remove CN24,C712,C713 for Robson no used.

Page 65(AUDIO (SUBWOOFER AMP).change R5228 from 68k to 6.8k for MOR request.

Page 75(HOLE & BOSS) .Add PAD 3 for ME request.

Page 75(LVDS) .reserve C472 for invertor power PVT 0625.pdf

Page 31(CRT) .change L25,L26,L27 to 120R bead,C467,C468,C469 to NC.

Page 62(AUDIO (SUBWOOFER AMP) .change R5226,R5227 to 0.5% resistors

Page 54(Daughter Board Conn) .add U11 for finger print protection. PVT 0627.pdf

Page 71(CPU_Vcore---ISL6266A) .PC389 NC,PC299,PC289 mount for solid cap issue.

Page 68(SYS Power (+3.3V/+5V) .PC387 NC for solid cap issue

Page 74(VGA Power(0.9V/+1.05V) .PC391 NC,PC353 mount for solid cap issue.

Page 32(LVDS) .Add C472 for solid cap issue.

Page 45(PCI (ILINK) .change R540-R543 to 47 ohm for MS overshoot and undershoot issue.

Page 41(EC+KBC (WPCE775L) .R516,C592 NC for signal quality.

Page 3(CLOCK GEN (SL28648BLC) .change R767 to 47 ohm for EMI issue. PVT 0629.pdf

Title <Title>		
Size A3	Document Number <Doc>	Rev <Rev Code>
Date:	Sunday, June 29, 2008	Sheet 77 of 79