


- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : IN3
- LAYER 7 : SGND1
- LAYER 8 : BOT

MK2/DU-1-Note Block Diagram -- Intel Calpella

Clock Gengerator
ICS9LRS3197
Page 03



INDEX

PAGE#	DESCRIPTION	NOTE
1	BLOCK DIAGRAM	
2	SYSTEM INFORMATION	
3	Clock Generator	
4	Processor 1/7(HOST&PCI)	
5	Processor 2/7(DDR3)	
6	Processor 3/7(POWER1)	
7	Processor 4/7(POWER2)	
8	Processor 5/7(POWER3)	
9	Processor 6/7(CFG)	
10	Processor 7/7(GND)	
11	PCH 1/6 (DMI&VIDEO)	
12	PCH 2/6 (SATA&HDA&JTA)	
13	PCH 3/6 (PCI)	
14	PCH 4/6 (GPIO)	
15	PCH 5/6 (POWER)	
16	PCH 6/6 (GND)	
17	DDR3 (A) SO-DIMM RVS	
18	DDR3 (B) SO-DIMM STD	
19	LCD/CAMERA	
20	CRT/HDMI CONN	
21	LAN(RTL8103EL/8111DL)	
22	AUDIO (CX20582, SPK)	
23	SATA HDD	
24	USB x 3	
25	Card Reader-RTS5159	
26	WLAN	
27	WWAN	
28	KB/TP	
29	BT/G-SENSOR	
30	FAN/Thermal	
31	SW/LED/RFID_EEPROM	
32	KBC IT8502E	
33	Screw Hole/EMI	
34	POWER_Charger (ISL88731A)	
35	POWER_3V/5V (RT8206BGQW)	
36	POWER_CPU CORE (RT8152C)	
37	POWER_DDR3 (UP6163AQAG)	
38	POWER_1.05V&1.8V RT8204CG	
39	POWER_Discharge	
40	POWER_GFX_CORE (RT8152C)	
41		
42		

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	23,32,43,44,45,46,47,48,49,50	MAIN POWER		S0-S5
+3VRTC	+3.0V~+3.3V	9,12,41	RTC		S0-S5
3VPCU	+3.3V	9,23,27,30,32,35,39,41,43,44,47	ITE8052 POWER	3V5V_EN	S0-S5
5VPCU	+5V	14,43,44,45,46,47,49,50	DC/DC POWER IC SOURCE	3V5V_EN	S0-S5
+15V	+15V	23,38,43,45,46,47	LARGE POWER	3V5V_EN	S0-S5
LANVCC	+3.3V	27,43	LAN POWER	LAN_ON	
5V_S5	+5V	12,29,30,43	PCH SUS POWER	S5_ON	S0-S3
3V_S5	+3.3V	8,9,10,11,12,43,52	Sys Management,PCH Resume Well,Intel HD Audio,USB,WLAN WiMAX POWER	S5_ON	S0-S3
5VSUS	+5V	23,39,43,48	SLP_S4# CTRLD POWER	SUSON	S0-S3
3VSUS	+3.3V	14,15,30,34,41,43,49	SLP_S4# CTRLD POWER	SUSON	S0-S3
1.5VSUS	+1.5V	4,6,14,15,43,45,46,49,50	SODIMM POWER	SUSON	S0-S3
0.75VSMDDR_VTERM	+0.75V	14,15,43,45	DDR3 SODIMM REFERENCE POWER	MAIN_ON	S0
+5V	+5V	12,18,23,24,25,26,28,35,37,41,43,44	SLP_S3# CTRLD POWER	MAIN_ON	S0
+3V	+3.3V	3,4,8,9,10,11,12,14,15,17,23,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,43,44,45,46,47,48,50,52	SLP_S3# CTRLD POWER	MAIN_ON	S0
+1.8V	+1.8V	6,12,17,18,21,22,33,43,50	LVDS,NVM POWER	MAIN_ON	S0
+1.5V	+1.5V	12,18,19,20,31,32,34,45,46	Mini PCIe,Express Card POWER	MAIN_ON	S0
+1.05V_VTT	+1.05V	4,6,11,12,43,46,48,52	AuBurdale VTT POWER	MAIN_ON	S0
+1.05V_PCH	+1.05V	3,10,12,43,46,52	PCH CORE POWER	1.05V_RUN_ON	S0
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,43,49	VGA CORE POWER	GFXVR_EN	S0
VCC_CORE		6,43,48	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	23	LCD Power	ENVDD	S0
+5V_HDD	+5V	28	HDD Power	MAIN_ON	S0
BAT-V	+10V~+17V	44	MAIN BATTERY	CHG_PBATT	S0-S5

PCH SM BUS





SB710 SMBUS	SMBUS Function Define
SMBCLK0 SMBDAT0 (+3V)	DDR / DDR THER / CLOCK GEN
SMBCLK1 SMBDAT1 (+3V_S5)	LAN IC/WI-FI
SMBCLK2 SMBDAT2 (+3V_S5)	not used

KBC(EC) SM BUS


KBC SMBUS (+3VPCU)	SMBUS Function Define
MBCLK MBDAT	BATTERY (+3VPCU)
2ND_MBCLK 2ND_MBDATA	CPU THER SENSOR(+3V) EC EEPROM (+3VPCU)
3ND_MBCLK 3ND_MBDATA	G-SENSOR(+3VS5)




Place the 33 ohm resistors close to the CK 505





	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz










Processor Compensation Signals

Layout Note: Place these resistors near Processor



DDR3 Compensation Signals

Layout Note: Place these resistors near Processor



JTAG MAPPING NC OTHER

XDP_TDO_R Ra R297 0.4S

XDP_TDO_M Rb R302 0.4

XDP_TDI_M Rd R293 0.4

XDP_TDI_R Re R291 0.4S


XDP_TRST# R295 51.4


EC C01

Scan Chain (Default)	STUFF -> Ra, Rc, Re NO STUFF -> Rb, Rd
CPU Only	STUFF -> Ra, Rb NO STUFF -> Rc, Rd, Re
GMCH Only	STUFF -> Rd, Re NO STUFF -> Ra, Rb, Rc



PROJECT :MK2-Intel
Quanta Computer Inc.

Size C Document Number 4000-**PROCESSOR 1/7 (HOST&PCI)** Rev 1C
Date: Wednesday, June 23, 2010 Sheet 4 of 42







HFM_VID : Max 1.4V
 LFM_VID : Min 0.65V




16A


Place under CPU








CFG[1:0] - PCI Express Configuration Select
 *11= 1 x 16 PEG
 *10= 2 x 8 PEG



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Express Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Express Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



ARRANDALE PROCESSOR (GND)






PROJECT :MK2-Intel
Quanta Computer Inc.

Size: Custom
 Document Number: <Doc>
 Date: Wednesday, June 23, 2010
 Sheet: 8 of 42
 Rev: 1C

IBEX PEAK-M (DMI, FDI, GPIO)




IBEX PEAK-M (LVDS, DDI)



[3,4,11,13,14,15,17,18,19,20,21,22,23,25,26,27,29,30,31,32,33,35,36,38,39] [19,20,21,24,28,31,32,34,35,36,39] [15,32] +3VRTC
3VPCU +3V
[4,11,13,14,15,24,26,29,31,37,39] 3V_S5
[3,4,6,7,11,13,14,15,38,39,40] +1.05V_VTT

IBEX PEAK-M (HDA, JTAG, SATA)



INTVRMEN - Integrated SUS 1.1V VRM Enable High - Enable Internal VRs

RTC P/N: AHL03002009 (CR2025)
Don't support chargeable Battery

[22] BIT_CLK_AUDIO → R430 33.4 ACZ_BIT_CLK

[22] ACZ_SYNC_AUDIO → R435 33.4 ACZ_SYNC

[22] ACZ_RST#_AUDIO → R429 33.4 ACZ_RST#

[22] ACZ_SDOUT_AUDIO → R440 33.4 ACZ_SDOUT

Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R651, R652, R650 & R653 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.

No Reboot Strap

Place near connector

R383 1K.4 ACZ_SPKR

R118 10K.4 SERIRQ

iTPM ENABLE/DISABLE

TPM Function	R292
Enable	Stuff
Disable	NC (Default)

For ME FW 32Mbit (4M Byte), SPI

U31 MX25L3205DM2

32P/50V/NPO_4


EC C01

Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.


Place AC Coupling CAP near to CONN

SATA HDD

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)





Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
DU1-SDV	0	0	0	0
MK2-SDV	0	0	0	1
DU1-SIT1 (FL6)	0	0	1	0
MK2-SIT1 (FL7)	0	0	1	1
DU1-SIT2 (FL6)	0	1	0	0
MK2-SIT2 (FL7)	0	1	0	1





SV_SET_UP 1-X High = Strong (Default)

PROJECT :MK2-Intel
Quanta Computer Inc.

Size Custom Document Number <Doc> Rev 1C
 Date: Wednesday, June 23, 2010 Sheet 14 of 42
PCH 4/6 (GPIO)









PROJECT :MK2-Intel
 Quanta Computer Inc.





Size Document Number
 Custom <Doc> PCH 6/6 (GND) Rev 1C


Date: Wednesday, June 23, 2010 Sheet 16 of 42






Place these Caps near So-Dimm












LVDS (11.6")
(1024x600,
1366x768)






[3,4,11,12,13,14,15,17,18,20,21,22,23,25,26,27,29,30,31,32,33,35,36,38,39]	VIN	[29,35,37,39]	+15V
[11,15,20,22,23,28,30,32,33,39]	+3V	[12,34,35,36,37,38,39,40]	+5V
[12,20,21,24,28,31,32,34,35,38,39]	5VPCU		3VPCU



Back light








The ESD protection is build-in in PS8101

SCLZ/SDAZ Low-level input/output Voltage
 CFG1:CFG0=0:0 VIL:-0.4V VOL:0.6V (Default)
 CFG1:CFG0=0:1 VIL:-0.36V VOL:0.55V
 CFG1:CFG0=1:0 VIL:-0.44V VOL:0.65V
 CFG1:CFG0=1:1 VIL:-0.36V VOL:0.6V


EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB





PROJECT :MK2-Intel
Quanta Computer Inc.

Size: Custom Document Number: 4200- CRT/HDMI CONN Rev: 1C
 Date: Wednesday, June 23, 2010 Sheet: 20 of 42


LANVCC






LANVCC CTRL12/VDD



Transformer











RJ45 Connector



Note:
To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX_3.3 pins must be powered by a rail that is not removed unless AC power is removed.

AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.


Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms). Place bypass caps very close to device.




HDD

[3,4,11,12,13,14,15,17,18,19,20,21,22,25,26,27,29,30,31,32,33,35,36,38,39]


+5V
+3V



DC Current rating: 3 A (MAX)



DC Current rating: 2 A (MAX)




**PROJECT :MK2-Intel
Quanta Computer Inc.**

Size Custom	Document Number <Doc>	Rev 1C
SATA HDD		
Date:	Wednesday, June 23, 2010	Sheet 23 of 42

USB SLEEP CHARGE (NEW)

CB0/CB1	Function	Int./Ext. R
0 0	S5 auto detect	Use Int. R
0 1	Blackberry(choice)	NC
1 0	iPod/iPhone(choice)	Use Ext. R
1 1	S0 auto detect	NC



Sleep charger notice



If mount R353, R354, R352
R355 should mount 49K

[15,39] 5V_S5
[4,11,12,13,14,15,26,29,31,37,39] 3V_S5
[12,19,20,21,28,31,32,34,35,38,39] 3VPCU

USB Connector



PROJECT :MK2-Intel
Quanta Computer Inc.

Size	Document Number	Rev
Custom	<Doc>	1C

USB x 3


Date: Wednesday, June 23, 2010 Sheet 24 of 42

RTS5159

Note:

SD/MMC	MS
SP0	
SP1	SD WP
SP2	SD CD#
SP3	SD CD#
SP4	SD DAT1
SP5	MS BS
SP6	MS D1
SP7	SD DAT0 MS D0
SP8	SD DAT7 MS D2
SP9	MS INS#
SP10	SD DAT6 MS D3
SP11	SD CLK MS SCLK
SP12	SD DAT5
SP13	SD DAT4
SP14	
SP15	SD DAT3
SP16	SD DAT2
SP17	
SP18	
SP19	


For external 48Mhz clock input
pin13 pull high
For external 12Mhz clock input
pin13 floating



Card Reader Model Select

Pin 45	R224	(default)
RTS5159-GR	0 ohm	
RTS5158-GR	N.C	

3 IN 1 CARD READER











PROJECT :MK2-Intel
Quanta Computer Inc.


Size	Document Number	Rev
Custom	<Doc>	1C
Card Reader-RTS5159		
Date:	Wednesday, June 23, 2010	Sheet 25 of 42

MiniCard WLAN connector

[4,11,12,13,14,15,17,18,19,20,21,22,23,25,27,29,30,31,32,33,35,36,38,39]
[27,37]

3V_S5
+3V
+1.5V






PROJECT :MK2-Intel
Quanta Computer Inc.


Size	Document Number	WLAN	Rev
Custom	<Doc>		1C
Date:	Wednesday, June 23, 2010	Sheet	26 of 42






Layout Note:
UIM_RESET,UIM_CLK,UIM_DATA routing as short as possible






MiniCard WWAN connector








SIM Card CONN





Touch pad

TRACK POINT




PROJECT :MK2-Intel
Quanta Computer Inc.


Size Custom	Document Number <Doc>	Rev 1C
Date: Wednesday, June 23, 2010		Sheet 28 of 42

KB / TP



BLUETOOTH




G-SENSOR (2-Axial)




FANPWR = 1.6*VSET



CPU thermal protection



EC C06



for Charger


ADDRESS: 9AH

ADDRESS


1	0	0	1	A2	A1	A0	0
MSB			LSB				

**PROJECT :MK2-Intel
Quanta Computer Inc.**


Size Custom	Document Number <Doc>	Rev 1C
FAN/Thermal		
Date: Wednesday, June 23, 2010	Sheet 30 of 42	




RFID




LED





LOGO LED ON



POWER BUTTON



**PROJECT :MK2-Intel
 Quanta Computer Inc.**



Layout Note:
Place all capacitors close to IT8512.

Layout Note:
net "3VPCU" and "RTC_VCC"
minimum trace width 12mils.

IT8512E

Note 1 : Since all GPIO belong to VSTBY power domain, and there are some special considerations below:
 (1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.
 (2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.


Note 2 :
 (1) Each input pin should be driven or pulled.
 (2) Each output-drain output pin should be pulled.

TMKBC Function

High	Enable
Low	Disable

R609 FLASH TYPE SELECT

High	LPC/PWH FLASH ROM
Low	SPI FLASH ROM (Default)












Close to EC


PROJECT : MK2-Intel
Quanta Computer Inc.

Size: Custom Document Number: KBC IT8502E Rev: C
 Date: Wednesday, June 23, 2010 Sheet: 32 of 42

[3,4,11,12,13,14,15,17,18,19,20,21,22,23,25,26,27,29,30,31,32,35,36,38,39] +3V
 [4,7,17,18,37,39] 1.5VSUS
 [11,15,19,20,22,23,28,30,32,39] +5V
 [34,39] VA
 [34] VBATT
 [19,34,35,36,37,38,39,40] VIN




EMI





PROJECT :MK2-Intel
Quanta Computer Inc.

Size	Document Number	Rev
Custom	<Doc>	1C
Screw Hole/EMI		
Date:	Wednesday, June 23, 2010	Sheet 33 of 42



[32] DC/DC#

Battery Low 7.5V




5VPCU
F_s = 400K
Peak Current : 6.8A
OCP : 9A

Place these CAPS close to FETs


Place these CAPS close to FETs

3VPCU
F_s = 500K
Peak Current : 7.3A
OCP : 9.5A





Freq : 300K
Peak current : 27A
TDC 16A
OCP minimum 35A

+0.75V_DDR_VTT
Peak Current: 2A




For S3 Power Saving







+3V, +5V




+1.05V, SMDDR_VTERM




3V_S5, 5V_S5



LANVCC



VCC_CORE



3VSUS, 5VSUS, 1.8VSUS

