



LWG2-D Block Diagram

(Discrete)

Project code: 91.4Q801.001
 PCB P/N : 55.4Q801.XXX
 REVISION : 06210-2
 (Hannstar, ACCL)



SYSTEM DC/DC TPS51120 37	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 38	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
TPS51100 40	
1D8V_S3	DDR_VREF_S0
APL5332KAC 40	
3D3V_S0	2D5V_S0
APL5912-U 40	
1D8V_S3	1D5V_S0
MAXIM CHARGER MAX8725 39	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
CPU DC/DC ISL6262 35, 36	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 44A
ATI M54 DC/DC FAN5234 49	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE_S0
APL5331KAC 43	
1D8V_S0	1D2V_S0

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3 Document Number: **LWG2** Rev: **SA**

Date: Wednesday, June 21, 2006 Sheet 1 of 52

ICH7M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN, EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GP017, PME#, LAD[3:0]#/FW[3:0]#, LAN_RXD[2:0]	ICH7 internal 20K pull-ups
LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT, ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS, SPI_ARB, SPI_CLK, SPKR,	
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/GPIO17#, GNT4#/GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h: bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+0.25 Center
1	0	0	1	+0.5 Center
1	0	1	0	+0.75 Center
1	0	1	1	+1.0 Center
1	1	0	0	+0.25 Center
1	1	0	1	+0.5 Center
1	1	1	0	+0.75 Center
1	1	1	1	+1.0 Center

page 3

PCI Routing

page 16

	IDSEL	INT -> PIRO	REQ/GNT
7412	22	A->G, B->B, C->F, D->G	0
MiniPCI	21	A/C B/D -> E	1
LAN	23	A -> H	2

Calistoga Strapping Signals and Configuration

EDS 17050 0.71 page 7


Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default): lane Numbered in order 1 = Reverse Lane, 4->0, 3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1 = SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWROK in signal.

History

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Size A3	Document Number	Rev	
	LWG2	SA	
Date: Saturday, June 10, 2006	Sheet 2	of	52



SS_SEL
H/L: 100/96MHz
R597 10KR2J-3-GP
DY

PCLK_FWH & PCLK_PCM
need equal length

C256
SC27P50V2JN-2-GP
C225
SC27P50V2JN-2-GP
-2 modify

30 PCLK_KBC
51 PCLK_LAN
25 PCLK_PCM
32 PCLK_FWH

16 CLK_ICHPCI
16 PM_STPPCI#





11,18 SMBD_ICH
11,18 SMBD_ICH

GEN_XTAL_IN
GEN_XTAL_OUT
R
GEN_XTAL_OUT
R
GEN_XTAL_OUT
R

CLK_ICH14

35 CLK_EN#

SEL2	SEL1	SEL0	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	200M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator IDT CVT125PAG**

Size A3 Document Number **LWG2** Rev **SA**

Date: Saturday, June 10, 2006 Sheet 3 of 52




2nd source: 62.10053.401

立成网 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**

Size: A3 Document Number: LWG2 Rev: SA

Date: Saturday, June 10, 2006 Sheet: 4 of 52



U72D			
A4	VSS[001]	VSS[082]	P6
A8	VSS[002]	VSS[083]	P21
A14	VSS[003]	VSS[084]	P24
A16	VSS[004]	VSS[085]	R5
A19	VSS[005]	VSS[086]	R22
A23	VSS[006]	VSS[087]	R25
A26	VSS[008]	VSS[089]	T1
B6	VSS[009]	VSS[090]	T4
B9	VSS[010]	VSS[091]	T23
B11	VSS[011]	VSS[092]	T26
B13	VSS[012]	VSS[093]	U3
B16	VSS[013]	VSS[094]	U6
B19	VSS[014]	VSS[095]	U21
B21	VSS[015]	VSS[096]	U24
B24	VSS[016]	VSS[097]	V5
C5	VSS[017]	VSS[098]	V22
C8	VSS[018]	VSS[099]	V25
C11	VSS[019]	VSS[100]	V5
C14	VSS[020]	VSS[101]	W1
C16	VSS[021]	VSS[102]	W4
C19	VSS[022]	VSS[103]	W23
C22	VSS[023]	VSS[104]	W26
C25	VSS[024]	VSS[105]	Y6
D1	VSS[025]	VSS[106]	Y21
D3	VSS[026]	VSS[107]	Y24
D4	VSS[027]	VSS[108]	AA2
D8	VSS[028]	VSS[109]	AA5
D11	VSS[029]	VSS[110]	AA8
D16	VSS[030]	VSS[111]	AA11
D19	VSS[031]	VSS[112]	AA14
D23	VSS[032]	VSS[113]	AA16
D26	VSS[033]	VSS[114]	AA19
E3	VSS[034]	VSS[115]	AA22
E8	VSS[035]	VSS[116]	AA25
E9	VSS[036]	VSS[117]	AB1
E11	VSS[037]	VSS[118]	AB4
E14	VSS[038]	VSS[119]	AB8
E16	VSS[039]	VSS[120]	AB11
E19	VSS[040]	VSS[121]	AB13
E21	VSS[041]	VSS[122]	AB16
E24	VSS[042]	VSS[123]	AB19
F5	VSS[043]	VSS[124]	AB23
F8	VSS[044]	VSS[125]	AB26
F11	VSS[045]	VSS[126]	AC3
F13	VSS[046]	VSS[127]	AC6
F16	VSS[047]	VSS[128]	AC8
F19	VSS[048]	VSS[129]	AC11
F2	VSS[049]	VSS[130]	AC14
F22	VSS[050]	VSS[131]	AC16
F25	VSS[051]	VSS[132]	AC19
G4	VSS[052]	VSS[133]	AC21
G1	VSS[053]	VSS[134]	AC24
G23	VSS[054]	VSS[135]	AC24
G26	VSS[055]	VSS[136]	AD2
H3	VSS[056]	VSS[137]	AD7
H6	VSS[057]	VSS[138]	AD11
H21	VSS[058]	VSS[139]	AD13
H24	VSS[059]	VSS[140]	AD16
J2	VSS[060]	VSS[141]	AD19
J9	VSS[061]	VSS[142]	AD22
J22	VSS[062]	VSS[143]	AD25
J25	VSS[063]	VSS[144]	AE1
K1	VSS[064]	VSS[145]	AE4
K4	VSS[065]	VSS[146]	AE8
K23	VSS[066]	VSS[147]	AE11
K26	VSS[067]	VSS[148]	AE14
L3	VSS[068]	VSS[149]	AE16
L6	VSS[069]	VSS[150]	AE19
L21	VSS[070]	VSS[151]	AE23
L24	VSS[071]	VSS[152]	AE26
M2	VSS[072]	VSS[153]	AF3
M5	VSS[073]	VSS[154]	AF6
M22	VSS[074]	VSS[155]	AF8
M25	VSS[075]	VSS[156]	AF11
N1	VSS[076]	VSS[157]	AF13
N4	VSS[077]	VSS[158]	AF16
N23	VSS[078]	VSS[159]	AF19
N26	VSS[079]	VSS[160]	AF21
P3	VSS[080]	VSS[161]	AF24
	VSS[081]	VSS[162]	


立成网: 视频教程 LICHENGNB.COM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (2 of 2)**

Size: A3 Document Number: **LWG2** Rev: SA

Date: Saturday, June 10, 2006 Sheet: 5 of 52



Place them near to the chip (< 0.5")




HOST

CALISTOGA

<Variant Name>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
Title		
GMCH (1 of 5)		
Size	Document Number	Rev
A3	LWG2	SA
Date:	Saturday, June 10, 2006	Sheet 6 of 52




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (2 of 5)**

Size A3 Document Number **LWG2** Rev SA

Date: Saturday, June 10, 2006 Sheet 7 of 52




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (3 of 5)**

Size A3 Document Number **LWG2** Rev **SA**

Date: Saturday, June 10, 2006 Sheet 8 of 52






緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **GMCH (4 of 5)**

Size: A3 Document Number: **LWG2** Rev: **SA**

Date: Saturday, June 10, 2006 Sheet: 9 of 52

1D05V_S0	AA33	VCC_0
	W33	VCC_1
	N33	VCC_2
	L33	VCC_3
	J33	VCC_4
	AA32	VCC_5
	Y32	VCC_6
	W32	VCC_7
	V32	VCC_8
	P32	VCC_9
	N32	VCC_10
	M32	VCC_11
	L32	VCC_12
	J32	VCC_13
	AA31	VCC_14
	W31	VCC_15
	V31	VCC_16
	N31	VCC_17
	R31	VCC_18
	P31	VCC_19
	N31	VCC_20
	M31	VCC_21
	W30	VCC_22
	V30	VCC_23
	L30	VCC_24
	R30	VCC_25
	P30	VCC_26
	N30	VCC_27
	M30	VCC_28
	L30	VCC_29
	AA29	VCC_30
	Y29	VCC_31
	W29	VCC_32
	V29	VCC_33
	U29	VCC_34
	R29	VCC_35
	P29	VCC_36
	M29	VCC_37
	L29	VCC_38
	AA28	VCC_39
	Y28	VCC_40
	W28	VCC_41
	V28	VCC_42
	U28	VCC_43
	T28	VCC_44
	R28	VCC_45
	P28	VCC_46
	N28	VCC_47
	M28	VCC_48
	L28	VCC_49
	P27	VCC_50
	N27	VCC_51
	M27	VCC_52
	L27	VCC_53
	P26	VCC_54
	N26	VCC_55
	L26	VCC_56
	N25	VCC_57
	M25	VCC_58
	L25	VCC_59
	P24	VCC_60
	N24	VCC_61
	M24	VCC_62
	AA23	VCC_63
	AA23	VCC_64
	Y23	VCC_65
	P23	VCC_66
	N23	VCC_67
	M23	VCC_68
	L23	VCC_69
	AC22	VCC_70
	AB22	VCC_71
	Y22	VCC_72
	W22	VCC_73
	P22	VCC_74
	N22	VCC_75
	M22	VCC_76
	L22	VCC_77
	AC21	VCC_78
	AA21	VCC_79
	W21	VCC_80
	N21	VCC_81
	M21	VCC_82
	L21	VCC_83
	AC20	VCC_84
	AB20	VCC_85
	Y20	VCC_86
	W20	VCC_87
	P20	VCC_88
	N20	VCC_89
	M20	VCC_90
	L20	VCC_91
	AB19	VCC_92
	AA19	VCC_93
	Y19	VCC_94
	N19	VCC_95
	M19	VCC_96
	L19	VCC_97
	N18	VCC_98
	M18	VCC_99
	L18	VCC_100
	P17	VCC_101
	M17	VCC_102
	N17	VCC_103
	L16	VCC_104
	M16	VCC_105
	L16	VCC_106



Variant Name: CALISTOGA


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (5 of 5)**


Size: A3 Document Number: **LWG2** Rev: SA

Date: Saturday, June 10, 2006 Sheet: 10 of 52

PARALLEL TERMINATION



Decoupling Capacitor






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 Termination Resistor**

Size: A3	Document Number: LWG2	Rev: SA
Date: Saturday, June 10, 2006	Sheet: 12 of 52	



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD / LAUNCH / LEDs**


Size Custom	Document Number	Rev
	LWG2	SA

Date: Saturday, June 10, 2006 Sheet 13 of 52

Front panel
 LED left side Right side
 Power Battery Wireless Num Caps HDD


CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

-1 for CRT SIV Fail




-1 for CRT SIV Fail

Hsync & Vsync level shift




For System CRT



DDC_CLK & DATA level shift



TV OUT CONN



Reverse type




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT/TV Connector**

Size A3	Document Number LWG2	Rev SA
Date: Saturday, June 10, 2006	Sheet 14 of 52	



Open R168 for Dothan A step
Shunt for Dothan B step
& all Yonah

-1 Modify

Layout Note: R568 needs to be placed
within 2" of ICH7, R568 must be placed
within 2" of R169 w/o stub.


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title: **ICH7-M (1 of 4)**

Size A3 Document Number **LWG2** Rev **SA**

Date: Wednesday, June 21, 2006 Sheet 15 of 52



ICH7 Pullups



Variant Name

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ICH7-M (2 of 4)

LWG2



Date: Saturday, June 10, 2006 Sheet 16 of 52

Size A3 Document Number Rev SA

U20E

A4	VSS[1]	VSS[98]	P28
A23	VSS[2]	VSS[99]	R1
B1	VSS[3]	VSS[100]	R11
B8	VSS[4]	VSS[101]	R12
B11	VSS[5]	VSS[102]	R13
B14	VSS[6]	VSS[103]	R14
B17	VSS[7]	VSS[104]	R15
B20	VSS[8]	VSS[105]	R16
B26	VSS[9]	VSS[106]	R17
B28	VSS[10]	VSS[107]	R18
C2	VSS[11]	VSS[108]	T6
C6	VSS[12]	VSS[109]	T12
C27	VSS[13]	VSS[110]	T13
D10	VSS[14]	VSS[111]	T14
D13	VSS[15]	VSS[112]	T15
D18	VSS[16]	VSS[113]	T16
D21	VSS[17]	VSS[114]	T17
D24	VSS[18]	VSS[115]	U4
E1	VSS[19]	VSS[116]	U12
E2	VSS[20]	VSS[117]	U13
E4	VSS[21]	VSS[118]	U14
E8	VSS[22]	VSS[119]	U15
E15	VSS[23]	VSS[120]	U16
F3	VSS[24]	VSS[121]	U17
F4	VSS[25]	VSS[122]	U24
F5	VSS[26]	VSS[123]	U25
F12	VSS[27]	VSS[124]	U26
F27	VSS[28]	VSS[125]	V2
F28	VSS[29]	VSS[126]	V13
G1	VSS[30]	VSS[127]	V15
G2	VSS[31]	VSS[128]	V24
G5	VSS[32]	VSS[129]	V27
G6	VSS[33]	VSS[130]	V28
G9	VSS[34]	VSS[131]	W6
G14	VSS[35]	VSS[132]	W24
G18	VSS[36]	VSS[133]	W25
G21	VSS[37]	VSS[134]	W26
G24	VSS[38]	VSS[135]	Y3
G25	VSS[39]	VSS[136]	Y24
G26	VSS[40]	VSS[137]	Y27
H3	VSS[41]	VSS[138]	Y28
H4	VSS[42]	VSS[139]	AA1
H5	VSS[43]	VSS[140]	AA24
H24	VSS[44]	VSS[141]	AA25
H27	VSS[45]	VSS[142]	AA26
H28	VSS[46]	VSS[143]	AB4
J1	VSS[47]	VSS[144]	AB6
J2	VSS[48]	VSS[145]	AB11
J5	VSS[49]	VSS[146]	AB14
J24	VSS[50]	VSS[147]	AB16
J25	VSS[51]	VSS[148]	AB19
J26	VSS[52]	VSS[149]	AB21
K24	VSS[53]	VSS[150]	AB24
K27	VSS[54]	VSS[151]	AB27
K28	VSS[55]	VSS[152]	AB28
L13	VSS[56]	VSS[153]	AC2
L15	VSS[57]	VSS[154]	AC5
L24	VSS[58]	VSS[155]	AC9
L25	VSS[59]	VSS[156]	AC11
L26	VSS[60]	VSS[157]	AD1
M3	VSS[61]	VSS[158]	AD3
M4	VSS[62]	VSS[159]	AD4
M5	VSS[63]	VSS[160]	AD7
M12	VSS[64]	VSS[161]	AD8
M13	VSS[65]	VSS[162]	AD11
M14	VSS[66]	VSS[163]	AD15
M15	VSS[67]	VSS[164]	AD19
M16	VSS[68]	VSS[165]	AD23
M17	VSS[69]	VSS[166]	AE2
M24	VSS[70]	VSS[167]	AE4
M27	VSS[71]	VSS[168]	AE8
M28	VSS[72]	VSS[169]	AE11
N1	VSS[73]	VSS[170]	AE13
N2	VSS[74]	VSS[171]	AE18
N5	VSS[75]	VSS[172]	AE21
N6	VSS[76]	VSS[173]	AE24
N11	VSS[77]	VSS[174]	AE25
N12	VSS[78]	VSS[175]	AE2
N13	VSS[79]	VSS[176]	AF4
N14	VSS[80]	VSS[177]	AF8
N15	VSS[81]	VSS[178]	AF11
N16	VSS[82]	VSS[179]	AF27
N17	VSS[83]	VSS[180]	AF28
N18	VSS[84]	VSS[181]	AG1
N24	VSS[85]	VSS[182]	AG3
N25	VSS[86]	VSS[183]	AG7
N26	VSS[87]	VSS[184]	AG11
P3	VSS[88]	VSS[185]	AG14
P4	VSS[89]	VSS[186]	AG17
P12	VSS[90]	VSS[187]	AG20
P13	VSS[91]	VSS[188]	AG25
P14	VSS[92]	VSS[189]	AH1
P15	VSS[93]	VSS[190]	AH3
P16	VSS[94]	VSS[191]	AH7
P17	VSS[95]	VSS[192]	AH12
P24	VSS[96]	VSS[193]	AH23
P27	VSS[97]	VSS[194]	AH27

ICH7-M-GP






<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH7-M (4 of 4)**


Size A3	Document Number LWG2	Rev SA
Date: Saturday, June 10, 2006	Sheet 18 of 52	





BLUETOOTH MODULE CONNECTOR



MDC 1.5 CONN



USB PORT




<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

USB and MDC I/F

File	Document Number	Rev
	LWG2	SA
Date: Saturday, June 10, 2006	Sheet 21 of	52



"GIGA" -- stuff when 5789 or 5787M.
 "5789" -- stuff when 5789.
 "5787" -- stuff when 5787.



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title: **BCM5787M / BCM5789**

Size A3 Document Number **LWG2** Rev SA

Date: Saturday, June 10, 2006 Sheet 22 of 52

Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

LAN Connector



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
 W/S: 10/100 @ Surface layers
 10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**

Size A3 | Document Number: **LWG2** | Rev: **SA**

Date: Monday, June 12, 2006 | Sheet 23 of 52




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **TI PCI7412 (2 of 2)**

Size A3	Document Number	Rev SA
Date: Saturday, June 10, 2006		Sheet 25 of 52


Mini Card Connector



1394 Connector



Bottom VIEW




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD / 1394**


Size A3 Document Number: **LWG2** Rev: **SA**

Date: Saturday, June 10, 2006 Sheet 26 of 52


PCMCIA Socket



- ### Cardbus I/F
- CBB_D[0..15] 24,25
 - CBB_A[0..25] 24,25
 - CBB_IORD# 24
 - CBB_IOWR# 24
 - CBB_OE# 24
 - CBB_WEG# 25
 - CBB_REG# 24
 - CBB_RDY 25
 - CBB_WP 25
 - CBB_RESET 25
 - CBB_WAIT# 25
 - CBB_INPACK# 25
 - CBB_CE1# 24
 - CBB_CE2# 24
 - CBB_BVD1# 25
 - CBB_BVD2# 25
 - CBB_CD1# 25
 - CBB_CD2# 25
 - CBB_VS1# 25
 - CBB_VS2# 25
 - CBB_IORD# 10
 - CBB_IOWR# 11
 - CBB_WE# 15
 - CBB_RDY 16
 - CBB_VS2# 23
 - CBB_RESET 24
 - CBB_WAIT# 25
 - CBB_INPACK# 26
 - CBB_REG# 27
 - CBB_BVD2# 28
 - CBB_BVD1# 29
 - CBB_WP 33
 - CBB_CD2# 34



Power switch



Place close to pin 19.


C469 DUMMY-C2

Clock AC termination
33MHz clock for 32-bit
Cardbus card I/F

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title	PCMCIA	
Size	Document Number	Rev
A3	LWG2	SA
Date: Saturday, June 10, 2006	Sheet 27 of	52



- 1) When GPIO0 is asserted, AMP should be muted.
- 2) SPDIFO should be turned off when not used.

Configuration:
 (3 External Jacks, 1 internal Mic, 1 stereo output Speaker Amp.)

Pin	Symbol	Location	Re-tasking
35/36	FRONT	AMP, Jack1	AMP output, line input
39/41	SURR	X	X
43/44	CEN/LEFT	X	SURR-VREFO-L/R
45/46	SIDESURR	X	SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R
23/24	LINE1	Jack 2	Line input, line output
21/22	MIC1	Jack 3	Mic input, line output
14/15	LINE2	X	X
16/17	MIC2	Int. Mic	Mic input



<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC883**


Size A3	Document Number	Rev
	LWG2	SA

Date: Saturday, June 10, 2006 Sheet 28 of 52


AUDIO OP AMPLIFIER




Internal SPKR



MIC-In



Line-Out






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Audio AMP G1421B / Jack

Size A3	Document Number	Rev
	LWG2	SA
Date: Saturday, June 10, 2006	Sheet 29 of 52	

Internal Keyboard Connector

COVER SWITCH





Keyboard matrix (from vendor)



	US	Eur	Jap	Ohter
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0

PSW_CLR#	Low Active
NC	1 - 5 ON
KBC_MATRIX1	2 - 6 ON
KBC_MATRIX2	3 - 7 ON
	4 - 8 ON


LAUNCH BD CONN



TOUCH PAD



Planar
ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC,-1/-1m: 0,1,0
-2: 0,1,1




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

KEYBOARD/TOUCHPAD


Title: **LWG2** Rev: **SA**

Size: A3 Document Number: **LWG2** Date: Monday, June 12, 2006 Sheet 31 of 52




SOIC 200 Socket P/N:
Wieson: 62.10076.001
SPI ROM:
SST25LF080A: 72.25080.E01
SST25VF080B : 72.25080.G01
ST M25P80: 72.25P80.001

GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPFET7 Elec. P3-46

TOP VIEW



(BOTTOM VIEW)

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
BIOS : SPI




Size A3	Document Number LWG2	Rev SA
------------	--------------------------------	------------------

Date: Saturday, June 10, 2006 Sheet 32 of 52



Aux Power



Layout
15 mil



Run Power



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RUN and AUX POWER**


Size: A3 | Document Number: **LWG2** | Rev: **SA**

Date: Saturday, June 10, 2006 | Sheet: 33 of 52


CPU_CORE
Intersil ISL6262




TPS51124
1D8V/1D05V




Charger Max8725



TPS51120
5V/3D3V



Adapter




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size: A3	Document Number: LWG2	Rev: SA
Date: Saturday, June 10, 2006	Sheet: 34	of: 52




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU Vcore Power_2**

Size: A3	Document Number: LWG2	Rev: SA
Date: Saturday, June 10, 2006	Sheet: 36 of 52	



$I_{omax}=11A$
 $Q_g=9.8nC$,
 $R_{dson}=20\sim 25m\Omega$

$I_{omax}=11A$
 $Q_g=9.8nC$,
 $R_{dson}=19.6\sim 24m\Omega$

$I_{omax}=11A$
 $Q_g=9.8nC$,
 $R_{dson}=20\sim 25m\Omega$

$I_{omax}=11A$
 $Q_g=9.8nC$,
 $R_{dson}=19.6\sim 24m\Omega$


$V_{out}=1V \cdot (R1+R2) / R2$

For TPS51120,
 $V_{out}=5V$


1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

$V_{out}=3.3V$

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.



SA change to close gap



SA change to close gap

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	switcher OFF	not use	Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **5V_UP_S5/3D3V_S5/5V_S5**


Size: A3 Document Number: **LWG2** Rev: SA

Date: Saturday, June 10, 2006 Sheet: 37 of 52

1D05V_S0/7A
OCP>=14A




DCBATOUT DCBATOUT_51124





SA change to close gap

1D8V / 7.0A
OCP>=14A



SA change to close gap



$V_{out} = 0.75V * (R1 + R2) / R2$

$V_{trip}(mV) = R_{trip}(Kohm) * 10(\mu A)$
 $I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V_S3/1D05V_S0**

Size A3 Document Number: **LWG2** Rev: **SA**

Date: Saturday, June 10, 2006 Sheet 38 of 52







Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

CHARGER MAX8725

Title: **CHARGER MAX8725**

Size: A3 Document Number: LWG2 Rev: SA

Date: Saturday, June 10, 2006 Sheet: 39 of 52




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **0D9V/1D2V/1D5V/2D5V**

Size: A3	Document Number: LWG2	Rev: SA
Date: Saturday, June 10, 2006	Sheet: 40 of 52	

ADAPTER IN CIRCUIT



MAIN BATTERY CONNECTOR





立成网视频教程 LICHENGNB.COM

Title		
AD/BATT CONN		
Size	Document Number	Rev
A3	LWG2	SA
Date: Saturday, June 10, 2006	Sheet 41 of	52

PCIE TEST PADS
PCIE TEST POINTS MUST BE WITHIN 250 MILS OF THE ASIC BALL WITH POSITIVE AND NEGATIVE SIGNALS THE SAME DISTANCE

PCIE SIGNALS CONNECT TO ROOT COMPLEX

REFER TO PCI EXPRESS DESIGN GUIDE FOR RECOMMENDED AC COUPLING CAPS PLACEMENT ALONG THE TX INTERCONNECT



M54P: 71.0M54P.A0U
M56P: 71.0M56P.B0U

VGA THERMAL SENSOR




Place near GPU

IT IS REQUIRED TO DESIGN IN A THERMAL SENSOR TO FACILITATE THERMAL EVALUATION AND TO PROTECT THE ASIC

Table with 4 columns: STRAPS, PIN, DESCRIPTION OF RECOMMENDED SETTING, RECOMMENDED. Rows include STRAP_B_PTX_PWRS_ENB, STRAP_B_PTX_DEEMPH_EN, RSVD, REVERSE LANES, STRAP_FORCE_COMPLIANCE, COMMON MODE RANGE, MEMORY APERTURE SIZE, MEM_TYPE, RSVD, NO STRAP FUNCTION, and PCIE_TEST.

Table with 7 columns: MEM_ID0, MEM_ID1, MEM_ID2, MEM_ID3, MEM, SIZE, VENDOR, CHIPS. Rows show memory configurations for various chips like Infineon, Hynix, Samsung, and Infineon.






When no ROM is attached, GPIO[9] is set to 0. GPIO[13:12] is used to select the frame buffer aperture size. GPIO[13:12] = 00: 128M frame buffer, same as ROM strap 00. GPIO[13:12] = 01: 256M frame buffer, same as ROM strap 01. GPIO[13:12] = 10: 64M frame buffer, same as ROM strap 10. GPIO[13:12] = 11: reserved, same as ROM strap 11

<Variant Name>

Wistron Corporation logo and address: 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title: ATI M5X-P PCIE 1/4. Size: A3, Document Number: LWG2, Rev: SA. Date: Saturday, June 10, 2006, Sheet: 42 of 52.

Modulation Rate		
SEL1	SEL0	Center Spread
L	L	+-0.5%
L	H	+-1.0%
H	L	+-1.5%
H	H	No Spread







Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ATI M5X-P IO 2/4

Size: A3, Document Number: LWG2, Rev: SA

Date: Saturday, June 10, 2006, Sheet: 43 of 52





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ATI M5X-P MEM 3/4

Size A3 Document Number LWG2 Rev SA

Date: Saturday, June 10, 2006 Sheet 44 of 52



RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1%)	Rating 0402 => 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
 For the value, it can be read by the number before R. (R means resistor)
 For the tolerance, it can be read from the last letter.
 For the rating, we don't show on the symbol name.
 For the size, R2=>0402, R3=>0603, R5=>0805,.....

General Guidelines:

- BBN and BBP must ramp up before or at the same time as VDDC but not after.
- VDDC and MVDDC must be ramped up first, followed by PCIE_VDDR_12, PCIE_FVDD12, VDD25, VDDR1 and VDDR3 (and other I/O powers).
- All powers must be ramped up within 5ms of each other (from the ramp of VDDC to 90% of VDDR3).
- VDD25 can be ramped with VDDC or VDDR1 but it cannot be ramped later than VDDR1.
- The power down is the opposite of the power on sequence: VDDR3/VDDR1 -> VDD25 -> VDDC/MVDDC/BBN/BBP.

Due to the level shifter design in the memory I/Os, in order to avoid over-stressing the thin oxide transistors when VDDR1 is powered on but VDDC is not, VDDC must ramp up before VDDR1. Similarly, VDDC must ramp up before VDDR3. The level shifter design is a function of the transistor types used in 90nm technology and of the voltage level support. The drawback of ramping up VDDC before the I/O voltages (such as VDDR1 and VDDR3) is that parasitic P/N junctions are forward biased, thus creating a conduction path. These conduction paths will pump up VDDR1 (from the memory I/Os) and VDDR3 (from the GPIOs).

The real power up sequence will appear as follows:

Figure 2-2. Real Power Up Sequence

As long as MVDDC ramps up with VDDC, the pump voltage on VDDR1 should be all right since the DRAM spec will not be violated.

CAPACITOR




Symbol name	Value	Tolerance (J: +/-5, K: +/-10, M: +/-20, Z: +80/-20)	Rating (X5R / X7R < 80%, Y5V/Y5U/Z5U < 1/3)	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
 Capacitor type + value + rating + size + tolerance + material
 SCD1U10V2MX-1
 SC=> SMT Ceramic, TC=> POS cap or SP cap
 D1U => 0.1uF
 10V => the voltage rating is 10V
 2=> 0402, 3=>0603, 5=>0805
 M=>tolerance J, K, M, Z
 X=> X7R/X5R, Y=> Y5V
 -1 => symbol version, nonsense to EE characteristic

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ATI M5X-P POWER SEQUENCE			
Size A3	Document Number	Rev	SA
	LWG2		
Date: Saturday, June 10, 2006	Sheet 46	of	52

CHAN B DDR2 84BGA 32MX16 MEMORY



FOR M56P AT DDR2 MEMORY SPEEDS ABOVE 350MHZ
MEMORY CONTROL SIGNALS WE,CAS,RAS,CS,CKE,ODT
AND MEMORY ADDRESS SIGNALS REQUIRE 55 OHM PULLUP
TO A VTT RAIL (50% OF VDDQ)

- 44 CLKB0 >>> CLKB0
- 44 CLKB0# >>> CLKB0#
- 44,48 RDQSB[7..0] >>> RDQSB[7..0]
- 44,48 DQMB#[7..0] >>> DQMB#[7..0]
- 44,48 MDB[63..0] >>> MDB[63..0]
- 44,48 MAB[11..0] >>> MAB[11..0]
- 44,48 WDQSB[7..0] >>> WDQSB[7..0]

72.55616.C0U IC VRAM HY5PS561621AFP-25 FBGA(16M*16, 350Mhz) Hynix-128M
72.18256.B0U IC VRAM HYB18T256161AFL25 BGA (16M*16, 350Mhz) Infineon-128M
72.18512.A0U IC VRAM HYB18T512161BF-25 BGA (32M*16, 400Mhz) Infineon-256M

<Variant Name>





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **VRAM 1/2**


Size: A3 Document Number: **LWG2** Rev: SA

Date: Saturday, June 10, 2006 Sheet: 47 of 52

EMI CAP



BOTTOM SIDE:



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SPRING & BOSS**

Size: A3	Document Number: LWG2	Rev: SA
Date: Monday, June 12, 2006	Sheet: 50 of 52	

SA change to SB version change notes

1. Page 16 _ C773,C807,C811 for OC# cap -->Dimmy
3. Page 18 _ modify Q36/Q37 mirror
4. Page 50 _ Adds EMI Spring SW2,SW3, SW4 & K5 -- >34.49U26.001
5. Page 16 _ Adds R47 for MDC detect function -- > MDC_KILL# to SB GPIO24
6. Page 21 _ Adds R850,R844 for USB pull low
7. Page 21 _ Adds R25,R26,R38 for USB control to SB GPIO 25/26/27 pin (if use KBC GPIO then Dimmy)
8. Page 21 _ Adds R39,R40,R46 for USB control to KBC GPIO P-25/26/27 pin (if use SB GPIO then Dimmy)
9. Page 21 _ Add D44 for MDC_KILL#
10. Page 50 _ Adds EMI 5 pcs 0.1uF cap
11. Page 19 _ Adds TP118,TP119 tesr pad for test
12. Page 19 _ mirror L12,L13
13. Page 50 _ K4 Dimmy -- > BOM change
14. Page 14 _ L17,L18,L19 change to 47 Ohm -- >68.00084.271
15. Page 23 _ EC2 change to 78.1022N.24L
16. Page 15 _ adds R553 for ACZ_RST# signal to MDC & ALC883
one signal ACZ_RST_ALC# to audio to page 28
one signal ACZ_RST_MDC# to modem detect page 21
17. Page 21 _ adds R69 for D44 pull-hi-->63.10334.1DL
18. Page 35/37/38/40/49_Power Open Gap change to Power Close Gap
19. Page 31_ Wireless-BT & NOVO-BT pin change
20. Page 50_ K5 Dimmy

立成网.视频教程 LICHENGNB.COM

Title			<Title>
Size	Document Number		Rev
B	<Doc>		<RevCode>
Date:	Monday, June 12, 2006	Sheet	52 of 52