

Bitland Confidential


BM5958 M/B Schematics Document

Intel Arrandale Processor with Ibexpeak(HM55) + DDRIII

2010-5-26

REV:1.3

BITLAND Bitland Information Technology Co., Ltd. Notebook R&D Division		
Title Cover Page		
Size A3	Document Number BM5958	Rev 1.0
Date: Monday, June 07, 2010	Sheet 1	of 63



Voltage Rails

Power Plane	Description	S1	S3	S5
DC_IN	Adapter power supply (19V)	N/A	N/A	N/A
DCBATOUT	AC or battery power rail for power circuit.	N/A	N/A	N/A
+V_CORE	Core voltage for CPU	ON	OFF	OFF
+0_75V	0_75VRUN LDO power rail for DDR terminator	ON	OFF	OFF
+1.05VRUN	1.05V switched power rail	ON	OFF	OFF
+5VRUN	5V switched power rail	ON	OFF	OFF
+1_5VSUS	1.5V power rail for DDR	ON	ON	OFF
+1.5VRUN	1.5V switched power rail	ON	OFF	OFF
+1.8VRUN	1.8V power rail for system	ON	OFF	OFF
+1.5V_CPU	1.5V switched power rail	ON	OFF	OFF
+1.1VTT	VTT switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VSUS	3.3V power rail for SB	ON	ON	OFF
+3V_LAN	3.3V power rail for LAN	ON	ON	OFF
+3VRUN	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VSUS	5V switched power rail	ON	ON	OFF
PEX_VDD	PEX LDO power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON
NV_VDD	Core voltage for GPU	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADI ADT7421	1001 100X b
MEDIA CONSOLE	1010 000X b	NB9M THERMAL SENSOR	

EC SM Bus2 address

HM55 SM Bus address

Device	Address
Clock Generator (SLG8SP587V)	1101 001Xb
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+SUS	+RUN	CLock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF


Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table


Board ID	PCB Revision
0	0.1
1	1.0
2	1.1
3	1.2
4	1.3
5	
6	
7	

BITLAND Bitland Information Technology Co., Ltd. Notebook R&D Division		
Title Block Diagram		
Size A3	Document Number BM5958	Rev 1.0
Date: Monday, June 07, 2010	Sheet 2	of 63



Layout Note:
 Comp0,2 connect with Zo=27.4 ohm, make trace length shorter than 0.5". Width=20mil(MS)
 Comp1,3 connect with Zo=55 ohm, make trace length shorter than 0.5". Width=5mil(MS)

Place close to chip




BITLAND Billand Information Technology Co., Ltd.
 Notebook R&D Division


Title: **CPU(CLK,MISC,JTAG)**


Size A3 Document Number **BM5958** Rev 1.0

Date: Monday, June 07, 2010 Sheet 4 of 63




CPU SOCKET_989P
FOX_P298927-3641-01F







CPU SOCKET_989P
FOX_P298927-3641-01F



CPU SOCKET_989P
FOX_P298927-3641-01F






PCI Express Configuration Select
 CFG0 1 : Single PBG
 0 : Bifurcation enabled

CFG3 PCI Express Static Lane Reversal
 CFG3 1 : Normal Operation
 0 : Lane Numbers Reversed
 15 -> 0 , 14 -> 1 , ...

CFG4 Display Port Presence
 CFG4 1 : Disabled ; No Physical Display Port
 attached to Embedded Display Port
 0 : Enable ; An external Display Poert device
 is connected to the Embedded Display Port

CFG7 Reserved - Temporarily used for early Clarkfield samples.
 Clarkfield (only for early samples pre-ES1) -
 Connect to GND with 3.01K Ohm/5% resistor



Bitland Information Techonogy Co.,Ltd. Notebook R&D Division		
Title CPU (RESERVED)		
Size A3	Document Number BM5958	Rev 1.0
Date: Monday, June 07, 2010	Sheet 9	of 63



SMBUS Address:D2H

FSP Table

FS	CPU	Power On	SRC	SATA	DOT96	27MHz	REF
0	133MHz	Default	100MHz	100MHz	96MHz	27MHz	14.318MHz
1	100MHz						



BITLAND Bitland Information Technology Co., Ltd.
Notebook R&D Division

Title: **CLOCK GEN**


Size A3 Document Number **BM5958** Rev 1.0

Date: Monday, June 07, 2010 Sheet 10 of 63

The traces inside this block should be wider.

Stuff for No-reboot
Low=Default
High=No-reboot


INT_SERIRQ R88 1 10K_J 2 0402
SATA0GP R91 1 10K_J 2 0402
SATA1GP R92 1 10K_J 2 0402



[HDA_DOCK_EN#/GPIO33]
Low (0) Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features.
High (1) Security measure defined in the Flash Descriptor will be enabled

PCI-E Port Table

Port	Function
Port1	LAN
Port2	Express Card
Port3	WLAN
Port4	Un-used
Port5	Un-used
Port6	Un-used
Port7	Un-used
Port8	Un-used



CLKREQ pull up Power, LAN => +3VSUS,
MINICARD=>+3VSUS




BITLAND Bitland Information Technology Co., Ltd.
Notebook R&D Division



PCH (PCI-E, SMBUS, CLK)

Size A3 | Document Number | Rev 1.0







Date: Monday, June 07, 2010 | Sheet 12 of 63

BM5958












BITLAND		Billand Information Technology Co., Ltd. Notebook R&D Division	
PCH (LVDS, DDI)			
Title	Document Number	Rev	
	BM5958	1.0	
Date:	Monday, June 07, 2010	Sheet	14 of 63






USB PORT	Function	OC pin
PORT-0	Ext. Port	
PORT-1	Ext. Port	
PORT-2	LVDS_CAMERA	
PORT-3	Ext. Port	
PORT-4	Ext. Port	
PORT-5	Bluetooth	
PORT-6		
PORT-7		
PORT-8		
PORT-9	WWAN	
PORT-10	Finger printer	
PORT-11	WLAN	
PORT-12	Card reader	
PORT-13		














BITLAND Bitland Information Technology Co., Ltd.
Notebook R&D Division

Title: **PCH (VSS)**


Size: A3	Document Number: BM5958	Rev: 1.0
Date: Monday, June 07, 2010	Sheet: 19	of 63












BITLAND Bitland Information Technology Co., Ltd.		
Notebook R&D Division		
LVDS		
Size A3	Document Number	Rev 1.0
BM5958		
Date: Monday, June 07, 2010	Sheet 32	of 63







these TP could near the MB outline.





Pin30, 32, 36, 38 is Reserved in Kedron pin-out definition


WWAN






BITLAND Bitland Information Technology Co., Ltd. Notebook R&D Division		
WWAN		
Size A3	Document Number	Rev 1.0
BM5958		
Date: Monday, June 07, 2010	Sheet 38	of 63









BT_CONN.



Finger Print





Card Reader



MPD connect to Main Power or RSTN for D3E applicaion, to AUX power otherwise.

R115	R117	R119	C875	Function
0	NC	NC	NC	Disable D3E
NC	NC	0	NC	Enable D3E(1)
NC	100K	NC	0.1u	Enable D3E(2)





Layout Note:
Place bypass caps very close to device.

2.5A MAX

HP

Mic


SPEAKER

JSPK3

BITLAND Bitland Information Technology Co., Ltd.
Notebook R&D Division

Audio (CODEC HP MIC)





Size A3	Document Number	Rev 1.0
BM5958		
Date: Monday, June 07, 2010	Sheet 42 of 63	




SMBus Address: 98H



W/S:10/10 (microstrip)

BITLAND		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title FAN/Thermal Sensor			
Size A4	Document Number BM5958		Rev 1.0
Date:	Monday, June 07, 2010	Sheet	45 of 63








SATA HDD CONN




SATA ODD CONN












Wireless LED



TOUCH PAD CONN.





CHARGE_CTRL 充电电流

0V	0A
0.243V	200mA
2.43V	2A

SYS_I_Sense SYS_CURRENT

400mV	1A
1.67V	4.2A
1.87V	4.7A


SYS_CURRENT SYS_I_Sense SYS_I_Trip

>3.6A	>1.8V	High
<3A	<1.5V	Low

Layout note:
Far away from critical signal trace


CSOP and CSIN connections must be make using Kelvin-sense connections


设置适配器限流值为
100mA/25m chm=4A.




Battery CONN.

Input DC_IN OVP : 22.3V ----- 2V
 Input BATT-OVP : 13.5V ----- 1.5V







BITLAND Bitland Information Technology Co., Ltd. Notebook R&D Division		
Title PWR_+1_05V&VTT		
Size A3	Document Number	Rev 1.0
Date Monday, June 07, 2010		Sheet 56 of 63
BM5958		




Black part the value of resistor and cap is similar as reference circuit(ADP3211)





PWRCNTL_0	PWRCNTL_1	GPU Voltage
0	0	0.86V
1	1	1.03V

Power Control	GPIO
PWRCNTL_0	GPIO5
PWRCNTL_1	GPIO6











BITLAND Bitland Information Technology Co., Ltd.
Notebook R&D Division

PWR_Others power plane


Size A3	Document Number	Rev 1.0
Date: Monday, June 07, 2010	Sheet 60 of 63	BM5958


hexainf@hotmail.com
GRATIS - FOR FREE







U62B
R5A_052_P08_230X230_03_0648
COMMENT





CMD0	0..30	32..63
CMD1	RAS#	RAS#
CMD2	A5	BA1
CMD3	BA1	BA1
CMD4	A2	A2
CMD5	A4	A4
CMD6	A3	A3
CMD7	CKE	CKE
CMD8	CS0#	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	CKE
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	A2
CMD23	A8	A8
CMD24	A3	A3
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		ODT
CMD29	CS0#	CS0#
CMD30	ODT	ODT




BITLAND Bitland Information Technology Co., Ltd.
 Notebook R&D Division





Title: **VRAM (DDR) 1/2**

Size: A3 | Document Number: **BM5958** | Rev: 1.0



Date: Monday, June 07, 2010 | Sheet: 64 of 63





Command	0..30	32..63
CMD0	A4	
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4		A2
CMD5		A4
CMD6		A3
CMD7		CKE
CMD8		CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13		A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	
CMD23	A8	A8
CMD24	A3	
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		ODT
CMD29	CS0#	
CMD30	ODT	





Place around the VRAM U63





Place around the VRAM U64



Place around the VRAM U65







Place around the VRAM U66



PLACE 0.1UF CAPS UNDER THE MEMORY DEVICE.

PLACE 1UF CAPACITORS CLOSE TO THE MEMORY DEVICE.





STRAP0: USER[3:0]
 STRAP1: 3GIO_PADCFG_LUT_ADR[3:0]
 STRAP2: PCI_DEVID[3:0]

ROM_SCLK: PCIDEVID_EXT,SUB_VENDOR,SLOT_CLK,PEX_PLL_EN
 ROM_SI: RAMCFG[3:0]
 ROM_SO: XCLK_277,TVMODE[2:0] ** G98
 ROM_SO: XCLK_417,FB_0_BAR_SIZE,SMB_ALT_ADDR,VGA_DEVICE **GT218

