

AN ISO 9001:2015 CERTIFIED INSTITUTE



LCIIT



8010708080



8010708020



8010708080



9811654676

Institute of Information Technologies

Short Term Course - Long Term Success

Online / E- Learning

Laptop Desktop Chip Level Training Institute



info@laptopcareiit.com



[laptopcareiit](https://www.youtube.com/laptopcareiit)



[laptopcare.lciit](https://www.facebook.com/laptopcare.lciit)



[laptopcare.lciit](https://www.skype.com/laptopcare.lciit)




www.laptopcareiit.com

www.onlinechipleveltraining.com

Anote2.0 Block Diagram

Project code : 91.4T001.001
 PCB NO : 06234
 Revision : -1



SYSTEM DC/DC TPS51120 38	
INPUTS	OUTPUTS
DCBATOUT	5V_S3 3D3V_S5
SYSTEM DC/DC ISL6268CAZ 39	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0
SYSTEM DC/DC TPS51116 40	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 0D9V_S0
CHARGER ISL6255	
INPUTS	OUTPUTS
DCBATOUT	BT+ 20V 3.0A 5V 100mA
CPU DC/DC ISL6262ACRZ 36,37	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
PCB LAYER	
L1:	Signal 1
L2:	VCC
L3:	Signal 2
L4:	Signal 3
L5:	GND
L6:	Signal 4

A-NOTE2

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number: **Anote2.0 INTEL** Rev: **-1**

Date: Thursday, March 22, 2007 Sheet 1 of 56

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Config Registers: offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC (Config Registers: Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC (Config Registers: Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN. NOTE: This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h: bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCLI_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCLI_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCLI_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05, VccCLI_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL. Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR (Device28: Function0: Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit. (Offset: 3410h: bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up. If sampled low, the Flash Descriptor Security will be overridden. If high, the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

ICH_RSVD#p3	AZ_DOUT_ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (default)
1	1	Set PCIe port config bit1

PCI_GNT#3	low = A16 swap override enable	high = default
0	1	SPT
1	0	PCT
1	1	LPC (Default)

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCT
1	1	LPC (Default)


SM_INTVRMEN	High=Enable	Low=Disable
LAN100_SLP	High=Enable	Low=Disable

No Reboot Strap	LOW = Defaule	High=No Reboot
SPKR	LOW = Defaule	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0] [P,N]	PULL-DOWN 15K
CL_RST#	TBD



INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal ★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode (Lanes number in order) ★
CFG 16 FSB Dynamic ODT	Disabled	Enabled ★
CFG 19 DMI Lane Reserved	Normal operation ★	Reserved Lane
CFG 20 Concurrent SDVO/PCIe	Only PCIe or SDVO is operation ★	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present ★	SDVO Card Present
CFG 12	XOR/ALL-Z	
CFG 13 LH(0)	Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HL(11)	Normal Operation	

A-NOTE2

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.	
Table of Content	
Size A3	Document Number
Anote2.0 INTEL	
Date: Thursday, March 22, 2007	Sheet 2 of 56
Rev	-1


A

B

C

D

E



Cypress Setting

SRC0	CLK_MCH_DREFCLK
SRC1	MCH_SSCDREFCLK

Cypress Setting

FS_C	FS_B	FS_A	CPU
1	0	1	100M
0	0	1	133M
0	1	0	200M
0	1	1	166M

27_SEL	PIN 20	PIN 21	PIN 24	PIN 25
0	DOT96T SRCT0	DOT96C SRCC0	SRCT1/LCDT_100 27M_NSS	SRCT1/LCDT_100 27M_SS
1				

A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.

Clock generator CY28548

Title: _____

Size A3 Document Number _____ Rev _____

Anote2.0 INTEL


Date: Thursday, March 22, 2007 Sheet 3 of 56

Design Note:

- All of Input pin didn't have internal pull up resistor.
- Clock Request (CR) function are enable by registers.
- CY28548 integrated serial resistor of differential clock, so put 0 ohm serial resistor in the schematic.

<8> H_AD# [3..35] <<<

layout note: Zo =55 ohm, 0.5" MAX for GTLREF





Close to CPU pin AD26
Zo=55 ohm
with in 500mils

PLACE C173 close to the TEST4 PIN,
make sure TEST3, TEST4, TEST5 trace
routing is reference to GND and
away other noisy signals

Resistor Placed
within 0.5" of CPU
pin. Trace should
be at least 25 mils
away from any other
toggling signal .
COMP [0, 2] trace
width is 18 mils.
COMP [1, 3] trace
width is 4 mils .


CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0





layout note:
place C3 near
PIN B26


Length match within
25 mils . The trace
width/space/other is
20/7/25 .



Close to CPU pin
within 500mils


A-NOTE2

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.</small>	
Title			
Meron(2/3)-AGTL+/PWR			
Size A3	Document Number	Date: Thursday, March 22, 2007	Rev -1
		Sheet 5	of 56




BGA479-SKT6-GPU3

TP83
TP95




Place these capacitors on L1
(North side ,Secondary Layer)




Place these capacitors on L1
(North side ,Secondary Layer)

Mid Freqeuncd Decoupling



Place these capacitors on L1
(North side ,Secondary Layer)

DY DY DY DY DY DY DY DY




Place these
inside socket
cavity on L1
(North side
Secondary)

A-NOTE2

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.	
Merom(3/3)-GND&Bypass			
Title			
Size	Document Number	Rev	
A3		Anote2.0 INTEL	
Date: Thursday, March 22, 2007		Sheet 6	of 56



ITP Connector



A-NOTE2

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Meron(3/3)-GND&Bypass	
Size A3	Document Number Anote2.0 INTEL
Date: Thursday, March 22, 2007	Rev -1
Date: Thursday, March 22, 2007 Sheet 7 of 56	

layout note :
Route H_SCOMP and H_SCOMP# with trace width, spacing
and impedance (55 ohm) same as FSB data traces



<<>> DDR_A_D[0..63] <15>
 <<>> DDR_A_BS[0..2] <15>
 <<>> DDR_A_DM[0..7] <15>
 <<>> DDR_A_DQS[0..7] <15>
 <<>> DDR_A_DQS#[0..7] <15>
 <<>> DDR_A_MA[0..14] <15>

<<>> DDR_B_D[0..63] <16>
 <<>> DDR_B_BS[0..2] <16>
 <<>> DDR_B_DM[0..7] <16>
 <<>> DDR_B_DQS[0..7] <16>
 <<>> DDR_B_DQS#[0..7] <16>
 <<>> DDR_B_MA[0..14] <16>

US80 4 OF 10

DDR A D0	AR43	SA_DQ0	SA_BS0	BB19	DDR A BS0
DDR A D1	AW44	SA_DQ1	SA_BS1	BK19	DDR A BS1
DDR A D2	BA45	SA_DQ2	SA_BS2	BF29	DDR A BS2
DDR A D3	AY46	SA_DQ3			
DDR A D4	AR41	SA_DQ4	SA_CAS#	BL17	DDR A CAS# >>> DDR_A_CAS# <15>
DDR A D5	AR45	SA_DQ5			
DDR A D6	AT42	SA_DQ6	SA_DM0	AT45	DDR A DM0
DDR A D7	AW47	SA_DQ7	SA_DM1	BD44	DDR A DM1
DDR A D8	BB45	SA_DQ8	SA_DM2	BD42	DDR A DM2
DDR A D9	BF48	SA_DQ9	SA_DM3	AW38	DDR A DM3
DDR A D10	BG47	SA_DQ10	SA_DM4	AW13	DDR A DM4
DDR A D11	BJ45	SA_DQ11	SA_DM5	EG38	DDR A DM5
DDR A D12	BB47	SA_DQ12	SA_DM6	AY5	DDR A DM6
DDR A D13	BG50	SA_DQ13	SA_DM7	AN6	DDR A DM7
DDR A D14	BH49	SA_DQ14			
DDR A D15	BE45	SA_DQ15	SA_DQS0	AT46	DDR A DQS0
DDR A D16	AW43	SA_DQ16	SA_DQS1	BE48	DDR A DQS1
DDR A D17	BE44	SA_DQ17	SA_DQS2	BB43	DDR A DQS2
DDR A D18	BG42	SA_DQ18	SA_DQS3	BC37	DDR A DQS3
DDR A D19	BE40	SA_DQ19	SA_DQS4	BB16	DDR A DQS4
DDR A D20	BE44	SA_DQ20	SA_DQS5	BH6	DDR A DQS5
DDR A D21	BH45	SA_DQ21	SA_DQS6	B2	DDR A DQS6
DDR A D22	BG40	SA_DQ22	SA_DQS7	AP3	DDR A DQS7
DDR A D23	BF40	SA_DQ23	SA_DQS#0	AT47	DDR A DQS#0
DDR A D24	AR40	SA_DQ24	SA_DQS#1	BD47	DDR A DQS#1
DDR A D25	AW40	SA_DQ25	SA_DQS#2	BC41	DDR A DQS#2
DDR A D26	AT39	SA_DQ26	SA_DQS#3	BA37	DDR A DQS#3
DDR A D27	AW36	SA_DQ27	SA_DQS#4	BA16	DDR A DQS#4
DDR A D28	AW41	SA_DQ28	SA_DQS#5	BH7	DDR A DQS#5
DDR A D29	AY41	SA_DQ29	SA_DQS#6	BC1	DDR A DQS#6
DDR A D30	AV38	SA_DQ30	SA_DQS#7	AP2	DDR A DQS#7
DDR A D31	AT38	SA_DQ31			
DDR A D32	AV13	SA_DQ32	SA_MA0	BJ19	DDR A MA0
DDR A D33	AT13	SA_DQ33	SA_MA1	BD20	DDR A MA1
DDR A D34	AW11	SA_DQ34	SA_MA2	BK27	DDR A MA2
DDR A D35	AV11	SA_DQ35	SA_MA3	BH28	DDR A MA3
DDR A D36	AU15	SA_DQ36	SA_MA4	BL24	DDR A MA4
DDR A D37	AT11	SA_DQ37	SA_MA5	BK28	DDR A MA5
DDR A D38	BA13	SA_DQ38	SA_MA6	BJ27	DDR A MA6
DDR A D39	BA11	SA_DQ39	SA_MA7	BJ25	DDR A MA7
DDR A D40	BE10	SA_DQ40	SA_MA8	BL28	DDR A MA8
DDR A D41	BD10	SA_DQ41	SA_MA9	BA28	DDR A MA9
DDR A D42	BD8	SA_DQ42	SA_MA10	BC19	DDR A MA10
DDR A D43	EG10	SA_DQ43	SA_MA11	BE28	DDR A MA11
DDR A D44	AY9	SA_DQ44	SA_MA12	BC30	DDR A MA12
DDR A D45	AW9	SA_DQ45	SA_MA13	BJ16	DDR A MA13
DDR A D46	BD7	SA_DQ46	SA_MA14	BJ29	DDR A MA14
DDR A D47	BB9	SA_DQ47			
DDR A D48	BB5	SA_DQ48	SA_RAS#	BE18	DDR A RAS# >>> DDR_A_RAS# <15>
DDR A D49	AY7	SA_DQ49	SA_RCVEN#	AY20	SA RCVEN# TP36
DDR A D50	AT5	SA_DQ50			
DDR A D51	AT7	SA_DQ51	SA_WE#	BA19	DDR A WE# >>> DDR_A_WE# <15>
DDR A D52	AY6	SA_DQ52			
DDR A D53	BB7	SA_DQ53			
DDR A D54	AR5	SA_DQ54			
DDR A D55	AR8	SA_DQ55			
DDR A D56	AR9	SA_DQ56			
DDR A D57	AN3	SA_DQ57			
DDR A D58	AN8	SA_DQ58			
DDR A D59	AN10	SA_DQ59			
DDR A D60	AT9	SA_DQ60			
DDR A D61	AN9	SA_DQ61			
DDR A D62	AN9	SA_DQ62			
DDR A D63	AN11	SA_DQ63			

CRESTLINE-GP-U


US8E 5 OF 10

DDR B D0	AP49	SB_DQ0	SB_BS0	AY17	DDR B BS0
DDR B D1	AR51	SB_DQ1	SB_BS1	BG18	DDR B BS1
DDR B D2	AW50	SB_DQ2	SB_BS2	BG36	DDR B BS2
DDR B D3	AW51	SB_DQ3			
DDR B D4	AN51	SB_DQ4	SB_CAS#	BE17	DDR B CAS# >>> DDR_B_CAS# <16>
DDR B D5	AN50	SB_DQ5			
DDR B D6	AV50	SB_DQ6	SB_DM0	AR50	DDR B DM0
DDR B D7	AV49	SB_DQ7	SB_DM1	BD49	DDR B DM1
DDR B D8	BA50	SB_DQ8	SB_DM2	BK45	DDR B DM2
DDR B D9	BB50	SB_DQ9	SB_DM3	BL39	DDR B DM3
DDR B D10	BA49	SB_DQ10	SB_DM4	BH12	DDR B DM4
DDR B D11	BE50	SB_DQ11	SB_DM5	BJ7	DDR B DM5
DDR B D12	BA51	SB_DQ12	SB_DM6	BF3	DDR B DM6
DDR B D13	AY49	SB_DQ13	SB_DM7	AW2	DDR B DM7
DDR B D14	BF50	SB_DQ14			
DDR B D15	BF49	SB_DQ15	SB_DQS0	AT50	DDR B DQS0
DDR B D16	BJ50	SB_DQ16	SB_DQS1	BD50	DDR B DQS1
DDR B D17	BJ44	SB_DQ17	SB_DQS2	BK46	DDR B DQS2
DDR B D18	BJ43	SB_DQ18	SB_DQS3	BK39	DDR B DQS3
DDR B D19	BL43	SB_DQ19	SB_DQS4	BJ12	DDR B DQS4
DDR B D20	BK47	SB_DQ20	SB_DQS5	BL7	DDR B DQS5
DDR B D21	BK49	SB_DQ21	SB_DQS6	BE2	DDR B DQS6
DDR B D22	BK43	SB_DQ22	SB_DQS7	AV2	DDR B DQS7
DDR B D23	BK42	SB_DQ23	SB_DQS#0	AU50	DDR B DQS#0
DDR B D24	BJ41	SB_DQ24	SB_DQS#1	BC50	DDR B DQS#1
DDR B D25	BL41	SB_DQ25	SB_DQS#2	BL45	DDR B DQS#2
DDR B D26	BJ37	SB_DQ26	SB_DQS#3	BK38	DDR B DQS#3
DDR B D27	BJ36	SB_DQ27	SB_DQS#4	BK12	DDR B DQS#4
DDR B D28	BK41	SB_DQ28	SB_DQS#5	BK7	DDR B DQS#5
DDR B D29	BJ40	SB_DQ29	SB_DQS#6	BF2	DDR B DQS#6
DDR B D30	BL35	SB_DQ30	SB_DQS#7	AV3	DDR B DQS#7
DDR B D31	BK37	SB_DQ31			
DDR B D32	BK13	SB_DQ32	SB_MA0	BC18	DDR B MA0
DDR B D33	BE11	SB_DQ33	SB_MA1	BG28	DDR B MA1
DDR B D34	BK11	SB_DQ34	SB_MA2	BQ25	DDR B MA2
DDR B D35	BC11	SB_DQ35	SB_MA3	AW17	DDR B MA3
DDR B D36	BC13	SB_DQ36	SB_MA4	BF25	DDR B MA4
DDR B D37	BE12	SB_DQ37	SB_MA5	BE25	DDR B MA5
DDR B D38	BC12	SB_DQ38	SB_MA6	BA29	DDR B MA6
DDR B D39	BG12	SB_DQ39	SB_MA7	BQ28	DDR B MA7
DDR B D40	BJ10	SB_DQ40	SB_MA8	AY28	DDR B MA8
DDR B D41	BL9	SB_DQ41	SB_MA9	BD37	DDR B MA9
DDR B D42	BK5	SB_DQ42	SB_MA10	BG17	DDR B MA10
DDR B D43	BL5	SB_DQ43	SB_MA11	BA39	DDR B MA11
DDR B D44	BK9	SB_DQ44	SB_MA12	BE37	DDR B MA12
DDR B D45	BK10	SB_DQ45	SB_MA13	BG13	DDR B MA13
DDR B D46	BJ8	SB_DQ46	SB_MA14	BE24	DDR B MA14
DDR B D47	BJ6	SB_DQ47			
DDR B D48	BF4	SB_DQ48	SB_RAS#	AV16	DDR B RAS# >>> DDR_B_RAS# <16>
DDR B D49	BH5	SB_DQ49	SB_RCVEN#	AY18	SB RCVEN# TP46
DDR B D50	BG1	SB_DQ50			
DDR B D51	BC2	SB_DQ51	SB_WE#	BC17	DDR B WE# >>> DDR_B_WE# <16>
DDR B D52	BK3	SB_DQ52			
DDR B D53	BE4	SB_DQ53			
DDR B D54	BD3	SB_DQ54			
DDR B D55	BJ2	SB_DQ55			
DDR B D56	BA3	SB_DQ56			
DDR B D57	BB3	SB_DQ57			
DDR B D58	AG1	SB_DQ58			
DDR B D59	AT3	SB_DQ59			
DDR B D60	AY2	SB_DQ60			
DDR B D61	AY3	SB_DQ61			
DDR B D62	AU2	SB_DQ62			
DDR B D63	AT2	SB_DQ63			

CRESTLINE-GP-U

A-NOTE2

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.		
Title		
CRESTLINE(2/7)-DDR2 A/B CH		
Size	Document Number	Rev
A3		-1
Date: Thursday, March 22, 2007 Sheet 9 of 56		



CFG[17:3] have internal pull up
CFG[19:18] have internal pull down




From Astro demo schematic

R188 20R2J-2-GP
DY

CFG09
0= Lane reserved
1= Normal

U68B 2 of 10

Signal	Pin	Component	Value	Notes
AV29 M_CLK_DDR0	SM_CK0	AV29	M_CLK_DDR0	<15>
B823 M_CLK_DDR1	SM_CK1	B823	M_CLK_DDR1	<15>
B824 M_CLK_DDR2	SM_CK2	B824	M_CLK_DDR2	<15>
AW23 M_CLK_DDR3	SM_CK4	AW23	M_CLK_DDR3	<16>
AW30 M_CLK_DDR#0	SM_CK#0	AW30	M_CLK_DDR#0	<15>
B823 M_CLK_DDR#1	SM_CK#1	B823	M_CLK_DDR#1	<15>
AW29 M_CLK_DDR#2	SM_CK#3	AW29	M_CLK_DDR#2	<16>
AW23 M_CLK_DDR#3	SM_CK#4	AW23	M_CLK_DDR#3	<16>
BE29 DDR_CKE0_DIMMA	SM_CKE0	BE29	DDR_CKE0_DIMMA	<15>
AV32 DDR_CKE1_DIMMA#	SM_CKE1	AV32	DDR_CKE1_DIMMA#	<15>
BD39 DDR_CKE2_DIMMB	SM_CKE3	BD39	DDR_CKE2_DIMMB	<15>
BQ37 DDR_CKE3_DIMMB	SM_CKE4	BQ37	DDR_CKE3_DIMMB	<16>
BQ20 DDR_CS0_DIMMA#	SM_CS#0	BQ20	DDR_CS0_DIMMA#	<15>
BK16 DDR_CS1_DIMMA#	SM_CS#1	BK16	DDR_CS1_DIMMA#	<15>
BQ16 DDR_CS2_DIMMB#	SM_CS#2	BQ16	DDR_CS2_DIMMB#	<16>
BE13 DDR_CS3_DIMMB#	SM_CS#3	BE13	DDR_CS3_DIMMB#	<16>
BH18 M_ODT0	SM_ODT0	BH18	M_ODT0	<15>
BL15 M_ODT1	SM_ODT1	BL15	M_ODT1	<15>
BE16 M_ODT3	SM_ODT2	BE16	M_ODT3	<16>
SM_ODT3	SM_ODT3			<16>
SM_RCAMP_VOH	BL31	SM_RCAMP_VOH		
SM_RCAMP_VOL	BL31	SM_RCAMP_VOL		
BL15 SM_RCAMP	BL15	SM_RCAMP		
BK14 SM_RCAMP#	BK14	SM_RCAMP#		
AR49	AR49	DDR_VREF_S3		
AW4	AW4	DDR_VREF_S3		
B42	B42	DREFCLK_98M	<3>	
C42	C42	DREFCLK_98M#	<3>	
H48	H48	DREFCLKSS_100M	<3>	
H47	H47	DREFCLKSS_100M#	<3>	
K44	K44	CLK_MCH_3GPLL	<3>	
K45	K45	CLK_MCH_3GPLL#	<3>	
DMI_RXN0	AM7	DMI_TXN0	<22>	
DMI_RXN1	AJ9	DMI_TXN1	<22>	
DMI_RXN2	AM2	DMI_TXN2	<22>	
DMI_RXN3	AM6	DMI_TXN3	<22>	
DMI_RXP0	AM7	DMI_TXP0	<22>	
DMI_RXP1	AJ9	DMI_TXP1	<22>	
DMI_RXP2	AM1	DMI_TXP2	<22>	
DMI_RXP3	AM5	DMI_TXP3	<22>	
DMI_TXN0	AJ46	DMI_RXN0	<22>	
DMI_TXN1	AJ1	DMI_RXN1	<22>	
DMI_TXN2	AM0	DMI_RXN2	<22>	
DMI_TXN3	AM4	DMI_RXN3	<22>	
DMI_TXP0	AJ47	DMI_RXP0	<22>	
DMI_TXP1	AJ42	DMI_RXP1	<22>	
DMI_TXP2	AM9	DMI_RXP2	<22>	
DMI_TXP3	AM3	DMI_RXP3	<22>	
GFX_VID0	E35	DFGT_VID0	TP29	
GFX_VID1	A39	DFGT_VID1	TP86	
GFX_VID2	C38	DFGT_VID2	TP87	
GFX_VID3	B30	DFGT_VID3	TP85	
GFX_VR_EN	E36	DFGT_VR_EN	TP30	
CL_CLK	AM49	CL_CLK	<22>	
CL_DATA	AK50	CL_DATA	<22>	
CL_PWROK	AT43	CLPWROK_MCH_1	<22,24>	
CL_RST#	AN49	OR0402-PAD	<22>	
CL_VREF	AM50	CL_VREF	<22>	
SDVO_CTRL_CLK	H35	ICH_SDVO_CLK	TP31	
SDVO_CTRL_DATA	K36	ICH_SDVO_DATA	TP26	
CLKREQ# B	G39	CLKREQ# B	<3>	
MCH_ICH_SYNC#	G40	MCH_ICH_SYNC#	<22>	
TEST1	A37	TEST1_GMCH	R174	
TEST2	B32	TEST2_GMCH	R176	




CRESTLINE-GP-U

A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: CRESTLINE(3/7)-AGTL+/DMI/DDR2
Size: Document Number
C: Anote2.0 INTEL
Date: Thursday, March 22, 2007 Sheet 10 of 56

Rev: -1



C112, C109, C113 => Change from 0402 to 0603

POWER

I = 1200ma

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRESTLINE(5/7)-PWR**

Size A3 Document Number


Date: Thursday, March 22, 2007 Sheet 12 of 56

Rev -1

A-NOTE2




U58I 9 OF 10



CRESTLINE-GP-U

U58J10 OF 10



CRESTLINE-GP-U

VSS




A-NOTE2


緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.	
CRESTLINE(7/7)-PWR/GND			
Title			
Size	Document Number		Rev
A3			-1
Date:	Thursday, March 22, 2007	Sheet 14	of 56

<-> DDR_A_DQS[0..7] <<>> <<>>
 <-> DDR_A_DQ[0..63] <<>> <<>>
 <-> DDR_A_DM[0..7] <<>> <<>>
 <-> DDR_A_DQS[0..7] <<>> <<>>
 <-> DDR_A_MA[0..14] <<>> <<>>
 <-> DDR_A_BS[0..2] <<>> <<>>



Layout Note:
Place near DM1





Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS



Layout Note:
Place these resistors closely DM1, all trace length Max=1.5"



High 5.2mm



A-NOTE2


緯創資通 Wistron Corporation
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRII-SODIMM SLOT1**


Size: Custom Document Number

Date: Thursday, March 22, 2007 Sheet 15 of 56


Rev: -1





Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS




Layout Note:
Place these resistors closely DM2, all trace length Max=1.5"



DDR_B_MA0	102	D00
DDR_B_MA1	101	D01
DDR_B_MA2	100	D02
DDR_B_MA3	99	D03
DDR_B_MA4	98	D04
DDR_B_MA5	97	D05
DDR_B_MA6	94	D06
DDR_B_MA7	92	D07
DDR_B_MA8	93	D08
DDR_B_MA9	91	D09
DDR_B_MA10	105	D10/AP
DDR_B_MA11	90	A10
DDR_B_MA12	116	A11
DDR_B_MA13	116	A12
DDR_B_MA14	86	A13
DDR_B_BS2	85	A14
DDR_B_BS0	107	A15
DDR_B_BS1	106	A16/BA2
DDR_B_D0	5	D00
DDR_B_D1	7	D01
DDR_B_D2	17	D02
DDR_B_D3	19	D03
DDR_B_D4	4	D04
DDR_B_D5	6	D05
DDR_B_D6	23	D06
DDR_B_D7	24	D07
DDR_B_D8	14	D08
DDR_B_D9	25	D09
DDR_B_D10	37	D10
DDR_B_D11	20	D11
DDR_B_D12	22	D12
DDR_B_D13	38	D13
DDR_B_D14	38	D14
DDR_B_D15	38	D15
DDR_B_D16	45	D16
DDR_B_D17	45	D17
DDR_B_D18	55	D18
DDR_B_D19	57	D19
DDR_B_D20	44	D20
DDR_B_D21	46	D21
DDR_B_D22	56	D22
DDR_B_D23	58	D23
DDR_B_D24	61	D24
DDR_B_D25	63	D25
DDR_B_D26	73	D26
DDR_B_D27	75	D27
DDR_B_D28	62	D28
DDR_B_D29	64	D29
DDR_B_D30	64	D30
DDR_B_D31	74	D31
DDR_B_D32	123	D32
DDR_B_D33	125	D33
DDR_B_D34	185	D34
DDR_B_D35	137	D35
DDR_B_D36	124	D36
DDR_B_D37	126	D37
DDR_B_D38	134	D38
DDR_B_D39	136	D39
DDR_B_D40	141	D40
DDR_B_D41	142	D41
DDR_B_D42	151	D42
DDR_B_D43	153	D43
DDR_B_D44	140	D44
DDR_B_D45	142	D45
DDR_B_D46	152	D46
DDR_B_D48	157	D48
DDR_B_D49	159	D49
DDR_B_D50	173	D50
DDR_B_D51	175	D51
DDR_B_D52	176	D52
DDR_B_D53	160	D53
DDR_B_D54	174	D54
DDR_B_D55	174	D55
DDR_B_D56	179	D56
DDR_B_D57	181	D57
DDR_B_D58	189	D58
DDR_B_D59	191	D59
DDR_B_D60	180	D60
DDR_B_D61	182	D61
DDR_B_D62	192	D62
DDR_B_D63	194	D63
DDR_B_DQS#0	114	DQS#0
DDR_B_DQS#1	29	DQS#1
DDR_B_DQS#2	49	DQS#2
DDR_B_DQS#3	58	DQS#3
DDR_B_DQS#4	153	DQS#4
DDR_B_DQS#5	146	DQS#5
DDR_B_DQS#6	167	DQS#6
DDR_B_DQS#7	186	DQS#7
DDR_B_DQS#0	13	DQS#0
DDR_B_DQS#1	31	DQS#1
DDR_B_DQS#2	70	DQS#2
DDR_B_DQS#3	131	DQS#3
DDR_B_DQS#4	148	DQS#4
DDR_B_DQS#5	169	DQS#5
DDR_B_DQS#6	169	DQS#6
DDR_B_DQS#7	188	DQS#7
DDR_B_DQS#0	114	DQS#0
DDR_B_DQS#1	114	DQS#1
DDR_B_DQS#2	114	DQS#2
DDR_B_DQS#3	114	DQS#3
DDR_B_DQS#4	114	DQS#4
DDR_B_DQS#5	114	DQS#5
DDR_B_DQS#6	114	DQS#6
DDR_B_DQS#7	114	DQS#7
DDR_B_DQS#0	114	DQS#0
DDR_B_DQS#1	114	DQS#1
DDR_B_DQS#2	114	DQS#2
DDR_B_DQS#3	114	DQS#3
DDR_B_DQS#4	114	DQS#4
DDR_B_DQS#5	114	DQS#5
DDR_B_DQS#6	114	DQS#6
DDR_B_DQS#7	114	DQS#7
DDR_B_DQS#0	114	DQS#0
DDR_B_DQS#1	114	DQS#1
DDR_B_DQS#2	114	DQS#2
DDR_B_DQS#3	114	DQS#3
DDR_B_DQS#4	114	DQS#4
DDR_B_DQS#5	114	DQS#5
DDR_B_DQS#6	114	DQS#6
DDR_B_DQS#7	114	DQS#7

62.10017.A61
High 9.2mm
2nd source: 62.10017.A61






Wistron Corporation
21F, 88, Sec. 1, Hsin Tsu Wu Rd., Hsinchu, Taipei District 221, Taiwan, R.O.C.

DDRII-SODIMM SLOT2



Rev -1

Date: Thursday, March 22, 2007 Sheet 16 of 56

CRT I/F & CONNECTOR




Layout Note:
 * Must be a ground return path between this ground and the ground on the VGA connector.
 Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



A-NOTE2

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRT Connector	
Size A3	Document Number
Anote2.0 INTEL	
Date: Thursday, March 22, 2007	Sheet 17 of 56

TV OUT PORT




A-NOTE2


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TV Connector	
Size A4	Document Number Anote2.0 INTEL
Date: Thursday, March 22, 2007	Rev -1

LED / INVERTER INTERFACE



LCD/INV CONN



ATI LVDS INTERFACE






UMA LVDS INTERFACE




A-NOTE2





 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LCD/Inverter Connector	
Size A3	Document Number
Anote2.0 INTEL	
Date: Thursday, March 22, 2007	Sheet 19 of 56



A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *



Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *





A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH8(1/4)-PCI/INT**

Size A3 | Document Number: **Anote2.0 INTEL** | Rev: **-1**

Date: Thursday, March 22, 2007 | Sheet 20 of 56




A-NOTE2

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH8(2/4) LAN,HD,IDE,LPC**

Size A3 Document Number **Anote2.0 INTEL** Rev -1

Date: Thursday, March 22, 2007 Sheet 21 of 56



Setting T8 as 100 Degree

$$V_DEGREE = (((Degree-72)*0.02)+0.34)*VCC$$

DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

220ms delay time after Power-on

Place near chip as close as possible

Please close to the GPU

DY


A-NOTE2

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal/Fan Controller G792	
Title	
Size	Document Number
Custom	Anote2.0 INTEL
Date: Thursday, March 22, 2007	Sheet 24 of 56
	Rev -1


CD-ROM CONNECTOR

Lab1 20.80346.050

Lab2 20.80863.050




SATA HD Connector



A-NOTE2

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.	
Title			
HD/CDROM/USB			
Size	Document Number	Rev	
A3		Anote2.0 INTEL	
Date: Thursday, March 22, 2007		Sheet	56

USB PORT



A-NOTE2

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB I/O**

Size: Document Number


Date: Thursday, March 22, 2007

Sheet 26 of 56

Rev: **-1**




1394 : INTA#
4in1 : INTB#



Reserve R547,R548,R550,R551 for co-layout

CLOSE TO CHIP


22.10218.N31



Mini PCI-E Connector


Port-1

Only port-1 support USB





62.10043.261

Note: 9/5 ME update




A-NOTE2

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD CONN.			
Size	Document Number		Rev
B	Anote2.0 INTEL		-1
Date:	Thursday, March 22, 2007		Sheet 29 of 56



	5906	5787
R665	ASM	DY
R666	ASM	DY
R667	ASM	DY
R668	ASM	DY
C889	ASM	DY
C891	ASM	DY



A-NOTE2

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **LAN BCM5906M**

Size A3	Document Number	Rev -1
---------	-----------------	--------

Date: Thursday, March 22, 2007 Sheet 30 of 56

10/100M Lan Transformer


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.



NEWCARD Connector


Place them Near to Chip

Place them Near to Connector




A-NOTE2


Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LAN connector/NEW CARD/SIM	
File	
Size	Document Number
A3	Anote2.0 INTEL
Date:	Thursday, March 22, 2007
Sheet	31 of 56
Rev	-1



Ver-sc modify



Ver-sc modify



Speaker
INT_MIC

Headphone
EXT_MIC




INT_MIC_DECT
Default = low

8/17 Reserve for EMI


CUT MOAT

A-NOTE2

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AUDIO CODEC CX20549-12Z	
Title	
Size B	Document Number
Date: Thursday, March 22, 2007	Sheet 32 of 56
Anote2.0 INTEL	
Rev -1	







Speaker



A-NOTE2

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AUDIO AMP/SPEAKER	
Anote2.0 INTEL	
Title Size B	Document Number Date: Thursday, March 22, 2007
Rev -1	
Sheet 33 of 56	




A-NOTE2

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AUDIO HP_JK/ MIC_JK	
Anote2.0 INTEL	
Date: Thursday, March 22, 2007	Sheet 34 of 56


Title		Rev	
Size B		Document Number	-1

TOP VIEW




(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD




WIRELESS SWITCH







A-NOTE2

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
FWH and Debug			
Size	Document Number		Rev
B	Anote2.0 INTEL		-1
Date:	Thursday, March 22, 2007		Sheet 35 of 56



A-NOTE2

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
VCC CORE 2	
Size A3	Document Number
Anote2.0 INTEL	
Date: Thursday, March 22, 2007	Rev -1



$V_{out} = 1V * (R1 + R2) / R2$

For TPS51120,
 $V_{out} = 5V$

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

$V_{out} = 3.3V$

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

Pin	GND	VREF2	FLOAT	V5FILT
COMP	N/A	N/A	Current Mode (apply R-C network)	D-CAP. Mode
TONSEL (CH1/CH2) [kHz]	380 / 580	280 / 430	220 / 330	180 / 270
VFB1	Adjustable output (connect to the resistor divider)			
VFB2	Adjustable output (connect to the resistor divider) 3.3 V fixed output			
SKIPSEL	AUTO-SKIP	AUTO-SKIP (FAULTS OFF)	PWM	PWM
EN1, EN2	Switcher Off	Not used	Switcher on	Switcher on
EN3, EN5	LDO Off	Not used	LDO on	LDO on (EN3 only)


A-NOTE2

緯創資通 **Wistron Corporation**
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51120 5V / 3D3V**

Size A3 Document Number **Anote2.0 INTEL** Rev -1

Date: Thursday, March 22, 2007 Sheet 38 of 56



I_{omax}=12A
OCP>16A

Id=13A
Qg=10~14nC
Rdson=9.4~12mohm

Cyntec
Irating=20A, Isat=38A
DCR=.7mohm


Id=14.5A
Qg=25~35nC
Rdson=5.9~7.25mohm

Rds (on) : 5.9~7.25mohms
Inductor ripple
current: (19V-1V) * (1/19) * 3.33uS/1.5uH=2.10A
If OCP=16A
Risen=[16A+ (2.1/2)] * (7.5mOhm*1.3) / 26uA=6.18K

A-NOTE2

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D05V_S0 ISL6268			
Size	Document Number		
A3	Anote2.0 INTEL		
Date:	Thursday, March 22, 2007	Sheet	39 of 56
			Rev -1


TI TPS51116 for 1D8V and 0D9V




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Id=9.2A
Qg=9~12nC,
Rdson=17.4~22mohm


Id=9.6A
Qg=18~nC,
Rdson=13.5~16.5mohm



A-NOTE2

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TPS51116 1D8V/0D9V	
Size A3	Document Number
Anote2.0 INTEL	
Date: Thursday, March 22, 2007	Sheet 40 of 56

reserve for cost down



Low : Vout=1.000V
High : Vout=1.2V

Rds (on) : 4.9mOhms
Inductor ripple current: $(19V-1V) * (1/19) * 3.33uS / 0.88uH = 3.58A$
If OCP=21A
Risen = $[21A + (3.58/2)] * (4.9mOhm * 1.3) / 26uA = 5.58K \sim 5.62K$

Vref=0.6V
Vo1 = $(1 + R_{top}/R_{bottom}) * 0.6V = 1.01V$
R13//R14=3K
Vo2 = $[1 + R9 / (R13//R14)] * 0.6V = 1.2V$

Vo_Select	Hi	Lo
Vout	1.2V	1.01V

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
DC/DC VCCGFXCORE (ISL6268)

Size A3 Document Number
Anote2.0 INTEL Rev -1

Date: Thursday, March 22, 2007 Sheet 41 of 56


VGA 1.2V Power





1D5V_NB

PS: SB del

1D25V_S0 Iomax=2.0A




1D5V_SB



2D5V_S0 only for DISCRETE

A-NOTE2

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 1D2V_VGA/2D5V/1D25V/1D5V LDO			
Size	Document Number	Anote2.0 INTEL	
		Rev	-1
Date:	Thursday, March 22, 2007	Sheet	42 of 56



ACSET Threshold 1.27V typ.
 ACSET > 1.29V Max. --> AC
 DETECT

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

ISOURCE_MAX = ((ACLIM/VREF)*0.05+0.05)/Rsense
 Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

65W Adaptor : ACLIM_90W = LOW
 90W Adaptor : ACLIM_90W = HIGH



ICHG:3S3P = 5A (CHG_3S2P= Low)
 ICHG:3S2P = 3.36A (CHG_3S2P= High)
 IPRE_CHG = 280mA

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsein 221, Taiwan, R.O.C.


File: CHARGER ISL6225
 Size: Document Number
 Date: Thursday, March 22, 2007 Sheet 43 of 56

A-NOTE2
 Anote2.0 INTEL -1



Run Power





<-3> CLK_POE_GFX
<-3> CLK_POE_GFX#

<-11> PEG_TXN[15..0]

<-11> PEG_TXP[15..0]

<-11> PEG_RXN[15..0]

<-11> PEG_RXP[15..0]

PEG_RXP0	C225	1	SCD1U10V2KX-4GP	PEG_C_RXP0	AE3	PEG_TX0	AE3
PEG_RXN0	C224	1	SCD1U10V2KX-4GP	PEG_C_RXN0	AE4	PEG_TX0#	AE4
PEG_RXP1	C223	1	SCD1U10V2KX-4GP	PEG_C_RXP1	AE6	PEG_TX1	AE6
PEG_RXN1	C222	1	SCD1U10V2KX-4GP	PEG_C_RXN1	AE7	PEG_TX1#	AE7
PEG_RXP2	C219	1	SCD1U10V2KX-4GP	PEG_C_RXP2	AD7	PEG_TX2	AD7
PEG_RXN2	C218	1	SCD1U10V2KX-4GP	PEG_C_RXN2	AC7	PEG_TX2#	AC7
PEG_RXP3	C248	1	SCD1U10V2KX-4GP	PEG_C_RXP3	AE8	PEG_TX3	AE8
PEG_RXN3	C251	1	SCD1U10V2KX-4GP	PEG_C_RXN3	AE10	PEG_TX3#	AE10
PEG_RXP4	C219	1	SCD1U10V2KX-4GP	PEG_C_RXP4	AD10	PEG_TX4	AD10
PEG_RXN4	C209	1	SCD1U10V2KX-4GP	PEG_C_RXN4	AC10	PEG_TX4#	AC10
PEG_RXP5	C237	1	SCD1U10V2KX-4GP	PEG_C_RXP5	AE12	PEG_TX5	AE12
PEG_RXN5	C236	1	SCD1U10V2KX-4GP	PEG_C_RXN5	AE15	PEG_TX5#	AE15
PEG_RXP6	C207	1	SCD1U10V2KX-4GP	PEG_C_RXP6	AD13	PEG_TX6	AD13
PEG_RXN6	C206	1	SCD1U10V2KX-4GP	PEG_C_RXN6	AC13	PEG_TX6#	AC13
PEG_RXP7	C234	1	SCD1U10V2KX-4GP	PEG_C_RXP7	AE10	PEG_TX6	AE10
PEG_RXN7	C235	1	SCD1U10V2KX-4GP	PEG_C_RXN7	AE19	PEG_TX6#	AE19
PEG_RXP8	C220	1	SCD1U10V2KX-4GP	PEG_C_RXP8	AD15	PEG_TX8	AD15
PEG_RXN8	C221	1	SCD1U10V2KX-4GP	PEG_C_RXN8	AE16	PEG_TX8#	AE16
PEG_RXP9	C242	1	SCD1U10V2KX-4GP	PEG_C_RXP9	AD18	PEG_TX9	AD18
PEG_RXN9	C243	1	SCD1U10V2KX-4GP	PEG_C_RXN9	AD19	PEG_TX9#	AD19
PEG_RXP10	C204	1	SCD1U10V2KX-4GP	PEG_C_RXP10	AE18	PEG_TX10	AE18
PEG_RXN10	C203	1	SCD1U10V2KX-4GP	PEG_C_RXN10	AE19	PEG_TX10#	AE19
PEG_RXP11	C240	1	SCD1U10V2KX-4GP	PEG_C_RXP11	AC21	PEG_TX11	AC21
PEG_RXN11	C241	1	SCD1U10V2KX-4GP	PEG_C_RXN11	AD21	PEG_TX11#	AD21
PEG_RXP12	C217	1	SCD1U10V2KX-4GP	PEG_C_RXP12	AE21	PEG_TX12	AE21
PEG_RXN12	C216	1	SCD1U10V2KX-4GP	PEG_C_RXN12	AC22	PEG_TX12#	AC22
PEG_RXP13	C238	1	SCD1U10V2KX-4GP	PEG_C_RXP13	AD22	PEG_TX13	AD22
PEG_RXN13	C239	1	SCD1U10V2KX-4GP	PEG_C_RXN13	AD23	PEG_TX13#	AD23
PEG_RXP14	C212	1	SCD1U10V2KX-4GP	PEG_C_RXP14	AE25	PEG_TX14	AE25
PEG_RXN14	C213	1	SCD1U10V2KX-4GP	PEG_C_RXN14	AE26	PEG_TX14#	AE26
PEG_RXP15	C245	1	SCD1U10V2KX-4GP	PEG_C_RXP15	AE24	PEG_TX15	AE24
PEG_RXN15	C244	1	SCD1U10V2KX-4GP	PEG_C_RXN15	AD24	PEG_TX15#	AD24
PEG_RXP15	C245	1	SCD1U10V2KX-4GP	PEG_C_RXP15	AG26	PEG_RX15	AG26
PEG_RXN15	C244	1	SCD1U10V2KX-4GP	PEG_C_RXN15	AE27	PEG_RX15#	AE27

U54A

712

PEX_RST# AC6

PEX_RST# AC6

PEX_TSTCLK_OUT AE13

PEX_TSTCLK_OUT# AE14

PEX_REFCLK AE3

PEX_REFCLK# AE4

PEX_TX0 AD6

PEX_TX0# AD8

PEX_RX0 AG3

PEX_RX0# AG4

PEX_TX1 AE6

PEX_TX1# AE7

PEX_RX1 AG3

PEX_RX1# AG4

PEX_TX2 AD7

PEX_TX2# AC7

PEX_RX2 AG6

PEX_RX2# AG7

PEX_TX3 AE8

PEX_TX3# AE10

PEX_RX3 AG8

PEX_RX3# AG7

PEX_TX4 AD10

PEX_TX4# AC10

PEX_RX4 AF7

PEX_RX4# AF6

PEX_TX5 AE12

PEX_TX5# AE15

PEX_RX5 AG9

PEX_RX5# AG10

PEX_TX6 AD13

PEX_TX6# AC13

PEX_RX6 AE10

PEX_RX6# AE19

PEX_TX7 AC15

PEX_TX7# AD19

PEX_RX7 AG12

PEX_RX7# AG13

PEX_TX8 AD15

PEX_TX8# AE16

PEX_RX8 AG15

PEX_RX8# AG16

PEX_TX9 AC18

PEX_TX9# AD18

PEX_RX9 AE16

PEX_RX9# AE17

PEX_TX10 AE18

PEX_TX10# AE19

PEX_RX10 AG18

PEX_RX10# AG19

PEX_TX11 AC21

PEX_TX11# AD21

PEX_RX11 AE19

PEX_RX11# AE20

PEX_TX12 AE21

PEX_TX12# AC22

PEX_RX12 AG21

PEX_RX12# AG22

PEX_TX13 AD22

PEX_TX13# AD23

PEX_RX13 AE22

PEX_RX13# AE23

PEX_TX14 AE25

PEX_TX14# AE26

PEX_RX14 AG24

PEX_RX14# AG25

PEX_TX15 AE24





PEX_TX15# AD24

PEX_RX15 AG26

PEX_RX15# AE27

G72M-V-GP

DIS 71.0G72M.B0U



PEX_PLLVDD Y6

PEX_PLLVDD AA5

PEX_PLLGND AA6

NC#D12 D12

NC#E12 E12

NC#F12 F12

NC#C13 C13


A-NOTE2


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **G72M PCIE**


Size: Document Number: **Anote2.0 INTEL** Rev: **-1**

Date: Thursday, March 22, 2007 Sheet: 46 of 56








Decoupling for left MEMORY
Place around the MEM



Decoupling for right MEMORY
Place around the MEM





72.51216.D0U IC VRAM HY5PS121621BFP-25 FBGA(32M*16, 400Mhz)
72.55616.C0U IC VRAM HY5PS561621AFP-25 FBGAby Hynix (16M*16, 400Mhz)
72.18512.A0U IC VRAM HY5PS121621BFP-25 FBGA by Infineon (32M*16, 400Mhz)
72.18256.B0U IC VRAM HYB18T256161AFL25 BGA, by Infineon(16M*16, 400Mhz)




for G73M use 120 ohms
for G73M use 480 ohms


* "Place the differential termination resistor at the end of the transmission line"



Decoupling for left MEMORY
Place around the MEM



Decoupling for right MEMORY
Place around the MEM



A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: G72M VRAM (1ST 2/2)

Size: Document Number

Rev: -1

Anote2.0 INTEL

Date: Thursday, March 22, 2007 Sheet 49 of 56








CHECK I2C FOR LCD

Check

A-NOTE2

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File G72M ROM & Spread Spectrum	
Size	Document Number
Anote2.0 INTEL	
Date Thursday, March 22, 2007	Rev -1
Sheet 50	of 56



A-NOTE2


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: G72M MEMORY IF 1		
Size: Document Number	Anote2.0 INTEL	
Date: Thursday, March 22, 2007	Sheet: 51	of 56

STRAPS, Mechanical Parts

Check

Hynix256MB :	R825_0	R824_1	R822_1	R820_1
Hynix128MB :	R825_0	R823_0	R822_1	R820_1
Hynix64MB :	R826_1	R823_0	R822_1	R820_1
Infineon256MB :	R825_0	R824_1	R822_1	R819_0
Infineon128MB :	R825_0	R823_0	R822_1	R819_0
Infineon64MB :	R826_1	R823_0	R822_1	R819_0



- <-50> MIOA_D0 << MIOA_D0
- <-50> MIOA_D1 << MIOA_D1
- <-50> MIOA_D6 << MIOA_D6
- <-50> MIOA_D8 << MIOA_D8
- <-50> MIOA_D9 << MIOA_D9
- <-50> MIOB_D0 << MIOB_D0
- <-50> MIOB_D1 << MIOB_D1
- <-50> MIOB_D3 << MIOB_D3
- <-50> MIOB_D4 << MIOB_D4
- <-50> MIOB_D5 << MIOB_D5
- <-50> MIOB_D8 << MIOB_D8
- <-50> MIOB_D9 << MIOB_D9
- <-50> MIOB_D11 << MIOB_D11

3D3V_S0

Bit Signal	Values
MIOA_D1: SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS
For MEM strapping, Please use below table:	
RAM_CFG[9.8.1.0]	Config FB Bus Width Definitions
RAM_CFG[3..0]	
0000	
0001	16Mx16 DDR2 64-bit Samsung
0010	16Mx16 DDR2 64-bit Infineon
0011	16Mx16 DDR2 64-bit Hynix
0100	
0101	32Mx16 DDR2 64-bit Samsung
0110	32Mx16 DDR2 64-bit Infineon
0111	32Mx16 DDR2 64-bit Hynix

MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV G72MZ=6, G73=8
MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	001 DEFAULT



A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **G72M STRAPPING**

Size: Document Number: **Anote2.0 INTEL** Rev: -1


Date: Thursday, March 22, 2007 Sheet 52 of 56




Stuff Option

RP-1	ADXL322	STMico	No Accel.
R172	ASM	ASM	NO_ASM
R173	ASM	ASM	NO_ASM
U9	NO_ASM	LIS2L02AL	NO_ASM
Q105	ASM	ASM	NO_ASM
D97	ASM	ASM	NO_ASM
R956	NO_ASM	ASM	NO_ASM
R62	ASM	ASM	NO_ASM
R885	10 Ohm	10 Ohm	NO_ASM
C829	ASM	ASM	NO_ASM
C969	ASM	ASM	NO_ASM
R959	ASM	ASM	NO_ASM
C170	ASM	NO_ASM	NO_ASM
C190	ASM	NO_ASM	NO_ASM
R31	ASM	NO_ASM	NO_ASM

RP-1	ADXL322	STMico	No Accel.
R172	ASM	ASM	NO_ASM
R173	ASM	ASM	NO_ASM
U9	NO_ASM	LIS2L02AL	NO_ASM
Q105	ASM	ASM	NO_ASM
D97	ASM	ASM	NO_ASM
R956	NO_ASM	ASM	NO_ASM
R62	ASM	ASM	NO_ASM
R885	10 Ohm	10 Ohm	NO_ASM
C829	ASM	ASM	NO_ASM
C969	ASM	ASM	NO_ASM
R959	ASM	ASM	NO_ASM
C830	NO_ASM	0.033UF	NO_ASM
C847	NO_ASM	0.033UF	NO_ASM



SPI ROM for System & KBC





1. MXIC MX25L8005M2C
2. WINBOND W25X80
3. SST 8Mbit72.25080.G01

A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hein Tai Wu Rd., Hsichü,
Taipei Hsien 221, Taiwan, R.O.C.



G-sensor / SPI / LEDs

File: _____
Size: _____ Document Number: _____ Rev: **-1**
Date: Thursday, March 22, 2007 Sheet: 53 of 56





Internal Keyboard Connector

<<<55,57> KROW[0..7] <<<
<<<55,57> KCOL[0..15] <<<




Lanuch Board CNN





LAB2 20.K0204.020

TouchPad Connector



Finger Printer CNN



20.K0191.004 ver-3 for EMI


A-NOTE2

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Keyboard /Touch Pad**

Size A3 Document Number: **Anote2.0 INTEL** Rev -1

Date: Thursday, March 22, 2007 Sheet 54 of 56



CONFIG_ID	PIN	0	1
001	GPIO34	A-Note2	F-Note2
002	GPIO55	China	WW
003	GPIO70	AMD	Intel

PID_LAB1 = 000b ; Lab1
 PID_LAB2 = 001b ; Lab2
 PID_ENG = 010b ; ENG
 PID_PD = 011b ; PD

A-NOTE2

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KBC WPC8765L**

Size	Document Number	Rev
Custom	Anote2.0 INTEL	-1







Date: Thursday, March 22, 2007 Sheet 55 of 56




<21> KBRST# <<<< 6 KBRCS#

<21> KBA20 <<<< 5 KA20GATE

<22> ECSC# <<<< 4 ECSC#_1


<22> ECSCM# <<<< 1 EC_SMI#_1






For EMI solution


15pcs




EMI LAB2 add



5pcs





















8pcs




A-NOTE2


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HOLE/ SPRING	
Title Size B	Document Number Anote2.0 INTEL
Date: Thursday, March 22, 2007	Sheet 56 of 56




Near LCD CNN--CAM



Near SW1




Near CN25--Mini -PCIE




Modem



Launch-BD



Daughter-BD



A-NOTE2

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
TEST_PAD		
Size B	Document Number Anote2.0 INTEL	Rev -1
Date: Thursday, March 22, 2007		Sheet 58 of 58